参数资料
| 型号： | LT8500IUHH#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | IC PWM GENERATOR 56-QFN |
| 标准包装： | 2,500 |
| 类型： | PWM 发生器 |
| PLL： | 无 |
| 主要目的： | LED 照明 |
| 输入： | CMOS，TTL |
| 输出： | CMOS，TTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 0.075 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 50MHz |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-WFQFN 裸露焊盘 |
| 供应商设备封装： | 56-QFN-EP（5x9） |
| 包装： | 带卷 (TR) |
LT8500
16
8500f
operaTion
Phase-Shift Toggle Frame: CMD = 0x6X
Thephase-shifttoggleframetogglesthephase-shift(PHS)
bit, which is off by default. When PHS is set, it sets the
rising edges of the PWM outputs, by banks of 16 chan-
nels, out-of-phase with each other by 120 degrees. This
meansthatchannelsPWM[48:33]willstartthePWMcycle
with a rising edge at the beginning of a PWM period, then
channels PWM[32:17] will start their PWM cycle 1/3 of
the time into a PWM period, and channels PWM[16:1] will
start 2/3 of the time into a PWM period. The state of the
PHS bit is returned in every status frame. The data in the
phase-shift toggle frame is irrelevant to the command,
but allows a daisy chain of LT8500’s to function properly.
Correction Toggle Frame: CMD = 0x7X
Thecorrectiontoggleframetogglesthecorrectionregister
disable (CRD) bit, which is off by default. When CRD is set,
it disables use of the correction registers (CORs) in the
correctionmultiplier,insteadmultiplyingtheincomingdata
from SDI by “1.” This causes the data in an update frame
to reach the PWMRSYNC registers unchanged. The state
of the CRD bit is returned in every status frame. The data in
the correction toggle frame is irrelevant to the command,
but allows a daisy chain of LT8500’s to function properly.
Examples of PWM Updates for Selected Cases
Figure6showsexamplesoftheeffectofvariouscommands
onthePWMoutputwaveforms.Theseexamplewaveforms
assume all three channels shown are always programmed
for the same PWM width. For each case, a representative
channel is shown from each of the three 16 channel banks,
PWM[48:33], PWM[32:17], and PWM[16:1].
CaseAillustratesthephase-shiftmodeinsteady-state,with
PWM’s programmed for a width of 256 PWMCK cycles.
PWM[48], from bank 2, rises at the beginning of the PWM
period. PWM[32], from bank 1, rises 1/3 of the way into
the PWM period of bank 2, or 1365 PWMCK cycles later.
PWM[16], from bank 0, rises 2/3 of the way into the PWM
period of bank 2, or 2730 PWMCK cycles later.
Case B illustrates a synchronous update frame (CMD =
0x0X) while in phase-shift mode, as in case A. The LDI
signal goes active 512 PWMCK cycles into the PWM
period, after PWM[48] has turned off. The update frame
programs a PWM width of 1024, but the synchronous
update command prevents a channel from updating
except at the beginning of its PWM period. As a result,
PWM[48] remains low until the next PWM period, when
the updated width drives it high for 1024 PWMCK cycles.
PWM[32] begins its PWM period at PWMCK 1365, and
PWM[16] starts at PWMCK 2730, both updated to 1024
PWMCK cycles.
Case C illustrates an asynchronous update frame (CMD
= 0x1X) while in phase-shift mode, as in case A. The LDI
signalgoesactive512PWMCKcyclesintothePWMperiod,
afterPWM[48]hasturnedoff. Theupdateframeprograms
a PWM width of 1024, and because it is an asynchronous
update, PWM[48] immediately rises and stays high until
PWMCK 1024. PWM[32] and PWM[16] (and all PWM’s)
are also updated, but no rising edge occurs until their
PWM period begins due to the phase-shifting.
Case D illustrates the default (not phase-shifted) mode in
steady-state. All PWM outputs rise on the same PWMCK
edge at the beginning of the PWM period.
Case E illustrates a synchronous update frame (CMD =
0x0X) without phase-shifting, as in case D. The LDI signal
goes active 512 PWMCK cycles into the PWM period, after
the PWMs have turned off. The update programs a PWM
width of 1024, but the synchronous update command
prevents a channel from updating except at the beginning
of it’s PWM period. As a result, all PWM’s remain low until
the next PWM period, when the updated width drives them
high for 1024 PWMCK cycles.
Case F illustrates an asynchronous update frame (CMD =
0x1X) without phase-shifting, as in case D. The LDI signal
goes active 512. PWMCK cycles into the PWM period, after
the PWMs have turned off. The update programs a PWM
widthof1024,andbecauseitisanasynchronousupdate,all
PWM’s immediately rise and stay high until PWMCK 1024.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1096IN8#PBF | IC A/D CONV 8BIT SRL IN/OUT 8DIP |
| LTC1099ACN#PBF | IC A/D CONV 8BIT HI-SPEED 20-DIP |
| LTC1197IMS8#PBF | IC ADC 10BIT 500KHZ SHTDWN 8MSOP |
| LTC1198-1BCS8#PBF | IC ADC 8BIT 750KHZ SAMPL 8-SOIC |
| LTC1257IS8#TRPBF | IC D/A CONV 12BIT VOLT OUT 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT-8501M | 制造商:Mencom 功能描述: |
| LT8582EDKD#PBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON（1.45x1） 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2 |
| LT8582EDKD#PBF | 制造商:Linear Technology 功能描述:DC/DC CONVRTER BOOST INVERTING SEPIC |
| LT8582EDKD#TRPBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LT8582IDKD#PBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON（1.45x1） 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2 |
发布紧急采购，3分钟左右您将得到回复。