参数资料
型号: LTC1744IFW
厂商: Linear Technology
文件页数: 9/24页
文件大小: 0K
描述: IC ADC 14BIT 50MSPS 48-TSSOP
标准包装: 39
位数: 14
采样率(每秒): 50M
数据接口: 并联
转换器数目: 1
功率耗散(最大): 1.5W
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-TFSOP(0.240",6.10mm 宽)
供应商设备封装: 48-TSSOP
包装: 管件
输入数目和类型: 2 个单端,双极;1 个差分,双极
17
LTC1744
1744f
APPLICATIO S I FOR ATIO
WU
U
Any noise present on the encode signal will result in
additional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies) take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude as possible; if transformer
coupled use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a sinusoidal signal, filter the
encode signal to reduce wideband noise.
4. Balance the capacitance and series resistance at both
encode inputs so that any coupled noise will appear at
both inputs as common mode noise.
The encode inputs have a common mode range of 1.8V to
VDD. Each input may be driven from ground to VDD for
single-ended drive.
1744 F08a
ENC
2V
VTHRESHOLD = 2V
ENC
0.1
F
LTC1744
1744 F08b
ENC
130
3.3V
130
D0
Q0
MC100LVELT22
LTC1744
83
83
Figure 8a. Single-Ended ENC Drive,
Not Recommended for Low Jitter
Figure 8b. ENC Drive Using a CMOS-to-PECL Translator
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC1744 is 50Msps. For
the ADC to operate properly the ENCODE signal should
have a 50% (
±5%) duty cycle. Each half cycle must have
at least 9.5ns for the ADC internal circuitry to have enough
settling time for proper operation. Achieving a precise
50% duty cycle is easy with differential sinusoidal drive
using a transformer or using symmetric differential logic
such as PECL or LVDS. When using a single-ended
ENCODE signal asymmetric rise and fall times can result
in duty cycles that are far from 50%.
At sample rates slower than 50Msps the duty cycle can
vary from 50% as long as each half cycle is at least 9.5ns.
The lower limit of the LTC1744 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specified minimum operating fre-
quency for the LTC1744 is 1Msps.
相关PDF资料
PDF描述
VE-26B-MX-F1 CONVERTER MOD DC/DC 95V 75W
VI-213-IU-F1 CONVERTER MOD DC/DC 24V 200W
MS27484T14F97P CONN PLUG 12POS STRAIGHT W/PINS
VE-263-MX-F3 CONVERTER MOD DC/DC 24V 75W
VI-20Z-MY CONVERTER MOD DC/DC 2V 20W
相关代理商/技术参数
参数描述
LTC1744IFW#PBF 功能描述:IC ADC 14BIT 50MSPS 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
LTC1744IFW#TR 功能描述:IC ADC 14BIT 50MSPS 48-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
LTC1744IFW#TRPBF 功能描述:IC ADC 14BIT 50MSPS 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
LTC1745CFW 功能描述:IC ADC 12BIT 25MSPS LN 48TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
LTC1745CFW#PBF 功能描述:IC ADC 12BIT 25MSPS LN 48TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-