- 您现在的位置：买卖IC网 > PDF目录10043 > LTC2145IUP-14#PBF (Linear Technology)IC ADC DUAL 14BIT 125MSPS 64-QFN PDF资料下载
参数资料
| 型号： | LTC2145IUP-14#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 20/38页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 14BIT 125MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 14 |
| 采样率（每秒）： | 125M |
| 数据接口： | 并联，串行，SPI |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 360mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分 |
| 配用： | DC890B-ND - BOARD USB DATA COLLECTION |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
27
21454314fa
LTC2145-14/
LTC2144-14/LTC2143-14
allowed so the on-chip references can settle from the slight
temperature shift caused by the change in supply current
as the A/D leaves nap mode. Either channel 2 or both chan-
nels can be placed in nap mode; it is not possible to have
channel 1 in nap mode and channel 2 operating normally.
Sleep mode and nap mode are enabled by mode control
register A1 (serial programming mode), or by SDI and
SDO (parallel programming mode).
DEVICE PROGRAMMING MODES
The operating modes of the LTC2145-14/LTC2144-14/
LTC2143-14 can be programmed by either a parallel in-
terface or a simple serial interface. The serial interface has
more flexibility and can program all available modes. The
parallel interface is more limited and can only program
some of the more commonly used modes.
Parallel Programming Mode
To use the parallel programming mode, PAR/SER should
be tied to VDD. The CS, SCK, SDI and SDO pins are binary
logic inputs that set certain operating modes. These pins
can be tied to VDD or ground, or driven by 1.8V, 2.5V, or
3.3V CMOS logic. When used as an input, SDO should
be driven through a 1k series resistor. Table 2 shows the
modes set by CS, SCK, SDI and SDO.
Table 2. Parallel Programming Mode Control Bits (PAR/SER = VDD)
PIN
DESCRIPTION
CS
Clock Duty Cycle Stabilizer Control Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
SCK
Digital Output Mode Control Bit
0 = Full Rate CMOS Output Mode
1 = Double Data Rate LVDS Output Mode
(3.5mA LVDS Current, Internal Termination Off)
SDI/SDO Power Down Control Bit
00 = Normal Operation
01 = Channel 1 in Normal Operation, Channel 2 in Nap Mode
10 = Channel 1 and Channel 2 in Nap Mode
11 = Sleep Mode (Entire Device Powered Down)
APPLICATIONS INFORMATION
Digital Output Test Patterns
To allow in-circuit testing of the digital interface to the
A/D, there are several test modes that force the A/D data
outputs (OF, D13-D0) to known values:
All 1s: All outputs are 1
All 0s: All outputs are 0
Alternating: Outputs change from all 1s to all 0s on
alternating samples.
Checkerboard: Outputs change from
101010101010101 to 010101010101010 on alternat-
ing samples.
The digital output test patterns are enabled by serially
programming mode control register A4. When enabled,
the Test Patterns override all other formatting modes: 2’s
complement, randomizer, alternate bit polarity.
Output Disable
The digital outputs may be disabled by serially program-
ming mode control register A3. All digital outputs including
OF and CLKOUT are disabled. The high-impedance disabled
state is intended for in-circuit testing or long periods of
inactivity – it is too slow to multiplex a data bus between
multiple converters at full speed. When the outputs are
disabled both channels should be put into either sleep or
nap mode.
Sleep and Nap Modes
The A/D may be placed in sleep or nap modes to conserve
power. In sleep mode the entire device is powered down,
resulting in 1mW power consumption. The amount of time
required to recover from sleep mode depends on the size
of the bypass capacitors on VREF, REFH, and REFL. For the
suggested values in Fig. 8, the A/D will stabilize after 2ms.
In nap mode the A/D core is powered down while the internal
reference circuits stay active, allowing faster wakeup than
from sleep mode. Recovering from nap mode requires at
least 100 clock cycles. If the application demands very
accurate DC settling then an additional 50μs should be
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72245LB15TF | IC FIFO 1024X18 SYNC 15NS 64QFP |
| LT1739IFE#TRPBF | IC AMP XDSL LINE DRV DUAL20TSSOP |
| IDT72V251L15J | IC FIFO SYNC 4096X18 15NS 32PLCC |
| MS27472E18C32P | CONN RCPT 32POS WALL MT W/PINS |
| IDT72251L25JI | IC FIFO SYNC 512X9 25NS 32PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2150-14 | 制造商:LINER 制造商全称:Linear Technology 功能描述:300MHz Digital Predistortion Receiver |
| LTC2150CUJ-12#PBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 170MSPS 40QFN 制造商:Linear Technology 功能描述:ADC 12BIT 170MSPS SPI QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 170MSPS, SPI, QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 170MSPS, SPI, QFN-40, Resolution (Bits):12bit, Sampling Rate:170MSPS, Supply Voltage Type:Single, Supply Voltage Min:1.7V, Supply Voltage Max:1.9V, Supply Current:145mA, Digital IC Case Style:QFN, No. of Pins:40 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 170Msps, 1.8V ADC, DDR LVDS Outputs |
| LTC2150CUJ-12#TRPBF | 制造商:Linear Technology 功能描述:IC ADC 12BIT 170MSPS 40QFN |
| LTC2150CUJ-14 | 制造商:Linear Technology 功能描述:ADC DUAL 14BIT 170MSPS 40QFN 制造商:Linear Technology 功能描述:ADC, DUAL, 14BIT, 170MSPS, 40QFN |
| LTC2150CUJ-14#PBF | 制造商:Linear Technology 功能描述:IC ADC DUAL 14BIT 170MSPS 40-QFN |
发布紧急采购，3分钟左右您将得到回复。