参数资料
| 型号： | LTC2242IUP-10#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 250MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 10 |
| 采样率（每秒）： | 250M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 975mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
LTC2242-10
21
224210fd
applicaTions inForMaTion
Data Format
The LTC2242-10 parallel digital output can be selected
for offset binary or 2’s complement format. The format
is selected with the MODE pin. Connecting MODE to GND
or 1/3VDD selects offset binary output format. Connecting
MODE to 2/3VDD or VDD selects 2’s complement output
format. An external resistor divider can be used to set the
1/3VDD or 2/3VDD logic values. Table 3 shows the logic
states for the MODE pin.
Table 3. MODE Pin Function
MODE PIN
OUTPUT FORMAT
CLOCK DUTY
CYCLE STABILIZER
0
Offset Binary
Off
1/3VDD
Offset Binary
On
2/3VDD
2’s Complement
On
VDD
2’s Complement
Off
Overflow Bit
An overflow output bit indicates when the converter is
overranged or underranged. In CMOS mode, a logic high
on the OFA pin indicates an overflow or underflow on the
A data bus, while a logic high on the OFB pin indicates an
overflow or underflow on the B data bus. In LVDS mode,
a differential logic high on the OF+/OF– pins indicates an
overflow or underflow.
Output Clock
The ADC has a delayed version of the ENC+ input available
as a digital output, CLKOUT. The CLKOUT pin can be used
Figure 13b. Digital Output in LVDS Mode
Figure 13a. Digital Output Buffer in CMOS Mode
to synchronize the converter data to the digital system.
This is necessary when using a sinusoidal encode. In
all CMOS modes, A bus data will be updated just after
CLKOUTA rises and can be latched on the falling edge of
CLKOUTA. In demux CMOS mode with interleaved update,
B bus data will be updated just after CLKOUTB rises and
can be latched on the falling edge of CLKOUTB. In demux
CMOS mode with simultaneous update, B bus data will be
updated just after CLKOUTB falls and can be latched on
the rising edge of CLKOUTB. In LVDS mode, data will be
updated just after CLKOUT+/CLKOUT– rises and can be
latched on the falling edge of CLKOUT+/CLKOUT–.
Output Driver Power
Separate output power and ground pins allow the output
drivers to be isolated from the analog circuitry. The power
supply for the digital output buffers, OVDD, should be tied
to the same power supply as for the logic being driven.
For example if the converter is driving a DSP powered
by a 1.8V supply then OVDD should be tied to that same
1.8V supply.
In the CMOS output mode, OVDD can be powered with
any voltage up to 2.625V. OGND can be powered with any
voltage from GND up to 1V and must be less than OVDD.
The logic outputs will swing between OGND and OVDD.
In the LVDS output mode, OVDD should be connected to
a 2.5V supply and OGND should be connected to GND.
LTC2242-10
224210 F13a
OVDD
VDD
0.1μF
43Ω
TYPICAL
DATA
OUTPUT
OGND
OVDD 0.5V
TO 2.625V
PREDRIVER
LOGIC
DATA
FROM
LATCH
OE
LTC2242-10
224210 F13b
OVDD
LVDS
RECEIVER
OGND
1.25V
D
OUT+
0.1μF
2.5V
OUT–
100Ω
+
–
3.5mA
10k
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2245IUH#TRPBF | IC ADC 14BIT 10MSPS 3V 32-QFN |
| LTC2249IUH#TRPBF | IC ADC 14BIT 80MSPS LP 32-QFN |
| LTC2251IUH#PBF | IC ADC 10-BIT 125MSPS 3V 32-QFN |
| LTC2253IUH#TRPBF | IC ADC 12BIT 125MSPS 3V 32-QFN |
| LTC2255CUH#TRPBF | IC ADC 14BIT 125MSPS 3V 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2242IUP-10-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 250Msps ADC |
| LTC2242IUP-10-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 250Msps ADC |
| LTC2242IUP-12 | 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 250Msps ADC |
| LTC2242IUP-12#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 64-QFN 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 250MSPS, QFN-64, Resolution (Bits):12bit, Sampling Rate:250MSPS, Supply Voltage Type:Single, Supply Voltage Min:2.375V, Supply Voltage Max:2.625V, Supply Current:285mA, Digital IC Case Style:QFN, No. of Pins:64 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 250Msps ADC |
| LTC2242IUP-12#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 64-QFN |
发布紧急采购，3分钟左右您将得到回复。