参数资料
型号: LTC2272IUJ#TR
厂商: LINEAR TECHNOLOGY CORP
元件分类: ADC
英文描述: 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
封装: 6 X 6 MM, PLASTIC, QFN-40
文件页数: 7/44页
文件大小: 767K
代理商: LTC2272IUJ#TR
LTC2273/LTC2272
15
22732fa
PIN FUNCTIONS
VDD (Pins 1, 2, 12, 13 ): Analog 3.3V Supply. Bypass to
GND with 0.1μF ceramic chip capacitors.
GND (Pins 3, 6, 7, 8, 11, 14, 21, 26, 27, 30, 37, 40,
41): ADC Power Ground.
AIN+ (Pin 4): Positive Differential Analog Input.
AIN– (Pin 5): Negative Differential Analog Input.
ENC+ (Pin 9):
Positive Differential Encode Input. The
sampled analog input is held on the rising edge of ENC+.
This pin is internally biased to 1.6V through a 6.2k resistor.
Output data can be latched on the falling edge of ENC+.
ENC(Pin 10):
Negative Differential Encode Input. The
sampled analog input is held on the falling edge of ENC-.
This pin is internally biased to 1.6V through a 6.2kΩ
resistor. Bypass to ground with a 0.1uF capacitor for a
single-ended Encode signal.
DITH (Pin 15): Internal Dither Enable Pin. DITH = low
disables internal dither. DITH = high enables internal dither.
Refer to Internal Dither section of this data sheet for details
on dither operation.
ISMODE (Pin 16): Idle Synchronization mode. When IS-
MODE is not asserted, synchronization is performed with
a series of COMMAS (K28.5). When ISMODE is asserted,
a special Idle SYNC mode is enabled where synchroniza-
tion is performed by sending a COMMA (K28.5) followed
by the appropriate data code-group (D5.6 or D16.2) for
establishing a negative running disparity for the rst data
code-group after synchronization.
SRR0 (Pin 17): Sample Rate Range Select Bit0. Used with
the SRR1 pin to select the sample rate operating range.
SRR1 (Pin 18): Sample Rate Range Select Bit1. Used with
the SRR0 pin to select the sample rate operating range.
SHDN (Pins 19, 20): Shutdown Pins. A high level on both
pins will shut down the chip. A low level is required for
normal operation.
OVDD (Pins 22, 25): Positive Supply for the Output Driv-
ers. Typically 1.2V to 3.3V. The minimum supply is 1.4V
when applying a differential termination on the CMLOUT
pins or when AC-coupling the CMLOUT pins. Bypass to
ground with 0.1μF ceramic chip capacitor.
CMLOUT(Pin 23):
Negative High-Speed CML Output.
CMLOUT+ (Pin 24):
Positive High-Speed CML Output.
SYNC+ (Pin 28): Sync Request Positive Input (Active
Low for Compatibility with JESD204). A low level on this
pin for at least two sample clock cycles will initiate frame
synchronization.
SYNC(Pin 29): Sync Request Negative Input. A high
level on this pin for at least two sample clock cycles will
initiate frame synchronization. For single-ended operation,
bypass to ground with a 0.1μF capacitor and use SYNC+
as the SYNC point.
相关PDF资料
PDF描述
LTC2273IUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2273IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274CUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274CUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2274IUJ#TR 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
相关代理商/技术参数
参数描述
LTC2272IUJ-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2272UJ 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2273 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2273CUJ 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 80Msps/65Msps Serial Output ADC
LTC2273CUJ#PBF 制造商:Linear Technology 功能描述:IC ADC 16BIT 80MSPS 40-QFN 制造商:Linear Technology 功能描述:IC ADC 16BIT 80MSPS QFN-40 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 80MSPS, QFN-40, Resolution (Bits):16bit, Sampling Rate:80MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:233mA, Digital IC Case Style:QFN, No. of Pins:40 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 80Msps Serial ADC