参数资料
型号: LTC2290IUP#PBF
厂商: Linear Technology
文件页数: 9/24页
文件大小: 0K
描述: IC ADC DUAL 12BIT 10MSPS 64QFN
标准包装: 40
位数: 12
采样率(每秒): 10M
数据接口: 并联
转换器数目: 2
功率耗散(最大): 138mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-WFQFN 裸露焊盘
供应商设备封装: 64-QFN(9x9)
包装: 管件
输入数目和类型: 2 个单端,双极; 2 个差分, 双极
LTC2290
17
2290fa
Data Format
Using the MODE pin, the LTC2290 parallel digital output
can be selected for offset binary or 2’s complement
format. Note that MODE controls both Channel A and
Channel B. Connecting MODE to GND or 1/3VDD selects
offset binary output format. Connecting MODE to
2/3VDD or VDD selects 2’s complement output format. An
external resistor divider can be used to set the 1/3VDD or
2/3VDD logic values. Table 2 shows the logic states for the
MODE pin.
APPLICATIO S I FOR ATIO
WU
U
OVDD can be powered with any voltage from 500mV up to
3.6V. OGND can be powered with any voltage from GND up
to 1V and must be less than OVDD. The logic outputs will
swing between OGND and OVDD.
Output Enable
The outputs may be disabled with the output enable pin, OE.
OE high disables all data outputs including OF. Channels
A and B have independent output enable pins (OEA, OEB).
Sleep and Nap Modes
The converter may be placed in shutdown or nap modes
to conserve power. Connecting SHDN to GND results in
normal operation. Connecting SHDN to VDD and OE to VDD
results in sleep mode, which powers down all circuitry
including the reference and typically dissipates 1mW. When
exiting sleep mode it will take milliseconds for the output
data to become valid because the reference capacitors have
to recharge and stabilize. Connecting SHDN to VDD and OE
to GND results in nap mode, which typically dissipates
30mW. In nap mode, the on-chip reference circuit is kept
on, so that recovery from nap mode is faster than that from
sleep mode, typically taking 100 clock cycles. In both sleep
and nap modes, all digital outputs are disabled and enter
the Hi-Z state.
Channels A and B have independent SHDN pins (SHDNA,
SHDNB). Channel A is controlled by SHDNA and OEA, and
Channel B is controlled by SHDNB and OEB. The nap, sleep
and output enable modes of the two channels are completely
independent, so it is possible to have one channel operat-
ing while the other channel is in nap or sleep mode.
Table 2. MODE Pin Function
Clock Duty
MODE Pin
Output Format
Cycle Stabilizer
0
Offset Binary
Off
1/3VDD
Offset Binary
On
2/3VDD
2’s Complement
On
VDD
2’s Complement
Off
Overflow Bit
When OF outputs a logic high the converter is either
overranged or underranged.
Output Driver Power
Separate output power and ground pins allow the output
drivers to be isolated from the analog circuitry. The power
supply for the digital output buffers, OVDD, should be tied
to the same power supply as for the logic being driven. For
example, if the converter is driving a DSP powered by a 1.8V
supply, then OVDD should be tied to that same 1.8V supply.
相关PDF资料
PDF描述
VI-BTR-MX-F4 CONVERTER MOD DC/DC 7.5V 75W
ISL3171EIBZ TXRX ESD 3.3V RS-485/422 8-SOIC
PT02SE-14-19P CONN RCPT 19 POS BOX MNT W/PINS
AD7893BRZ-10 IC ADC 12BIT SRL T/H LP 8SOIC
ISL3174EIBZ TXRX ESD 3.3V RS-485/422 8-SOIC
相关代理商/技术参数
参数描述
LTC2290UP 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 10Msps Low Power 3V ADC
LTC2291 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 65/40/25Msps Low Power 3V ADCs
LTC2291CUP 制造商:Linear Technology 功能描述:ADC Dual Pipelined 25Msps 12-bit Parallel 64-Pin QFN EP
LTC2291CUP#PBF 功能描述:IC ADC DUAL 12BIT 25MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
LTC2291CUP#TRPBF 功能描述:IC ADC DUAL 12BIT 25MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极