参数资料
| 型号： | LTC2642CDD-12#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/24页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT VOUT 10-DFN |
| 标准包装： | 2,500 |
| 设置时间： | 1µs |
| 位数： | 12 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 600µW |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-WFDFN 裸露焊盘 |
| 供应商设备封装： | 10-DFN（3x3） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 1 电压，单极；1 电压，双极 |
| 采样率（每秒）： | * |
LTC2641/LTC2642
18
26412fc
For more information www.linear.com/LTC2641
as the external reference remains stable with the added
capacative loading.
Digital Inputs and Interface Logic
All of the digital inputs include Schmitt-trigger buffers
to accept slow transition interfaces. This means that op-
tocuplers can interface directly to the LTC2641/LTC2642
without additional external logic. Digital input hysteresis
is typically 150mV.
The digital inputs are compatible with TTL/CMOS-logic
levels. However, rail-to-rail (CMOS) logic swings are
preferred, because operating the logic inputs away from
the supply rails generates additional IDD and GND current,
(see Typical Performance Characteristic graph Supply
Current vs Logic Input Voltage).
Digital feedthrough is only 0.2nVs typical, but it is always
preferredtokeepalllogicinputsstaticexceptwhenloading
a new code into the DAC.
Board Layout for Precision
Even a small amount of board leakage can degrade ac-
curacy. The 6nA leakage current into VOUT needed to
generate1LSBoffseterrorcorrespondsto833MΩleakage
resistance from a 5V supply.
The VOUT node is relatively sensitive to capacitive noise
coupling, so minimum trace length, appropriate shielding
and clean board layout are imperative here.
Temperature differences at the DAC, op amp or reference
pins can easily generate tens of microvolts of thermo-
couple voltages. Analog signal traces should be short,
close together and away from heat dissipating compo-
nents. Air currents across the board can also generate
thermocouples.
ThePCboardshouldhaveseparateareasfortheanalogand
digital sections of the circuit. A single, solid ground plane
should be used, with analog and digital signals carefully
routed over separate areas of the plane. This keeps digital
signals away from sensitive analog signals and minimizes
the interaction between digital ground currents and the
analog section of the ground plane.
A “star ground” area should be established by attaching
the LTC2641/LTC2642 GND pin, VREF GND and the DAC
VOUT GND reference terminal to the same area on the
GND plane. Care should be taken to ensure that no large
GND return current paths flow through the “star GND”
area. In particular, the resistance from the LTC2641 GND
pin to the point where the VREF input source connects to
the ground plane should be as low as possible. Excessive
resistance here will be multiplied by the code dependent
IREF current to produce an INL error similar to the error
produced by VREF source resistance. For the LTC2641 in
the S8 package both GND pins, Pin 2 and Pin 7 should
be tied to the same GND plane.
Sourcesofgroundreturncurrentintheanalogareainclude
op amp power supply bypass capacitors and the GND
connection for single supply amps. A useful technique
for minimizing errors is to use a separate board layer
for power ground return connections, and reserve one
ground plane layer for low current “signal” GND connec-
tions. The “signal”, or “star” GND plane must connected
to the “power” GND plane at a single point, which should
be located near the LTC2641/LTC2642 GND pin.
Ifseparateanaloganddigitalgroundareasexistitisneces-
sary to connect them at a single location, which should be
fairly close to the DAC for digital signal integrity. In some
systems, large GND return currents can flow between the
digital and analog GNDs, especially if different PC boards
are involved. In such cases the digital and analog ground
connection point should not be made right at the “star”
GND area, so the highly sensitive analog signals are not
corrupted.Ifforcedtochoose,alwaysplaceanalogground
quality ahead of digital signal ground. (A few mV of noise
applicaTions inForMaTion
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J5B-MZ-S | CONVERTER MOD DC/DC 95V 25W |
| V24A36H400B2 | CONVERTER MOD DC/DC 36V 400W |
| LV810FILFT | IC CLK BUFF 1:10 133MHZ 20-SSOP |
| SL23EP09SI-1HT | IC BUFFER 220MHZ 9CH 3.3V 16SOIC |
| AD5439YRUZ-REEL | IC DAC DUAL 10BIT MULT 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2642CDD-14#PBF | 功能描述:IC DAC 14BIT VOUT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC2642CDD-14#TRPBF | 功能描述:IC DAC 14BIT VOUT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| LTC2642CDD-16#PBF | 功能描述:IC DAC 16BIT VOUT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| LTC2642CDD-16#TRPBF | 功能描述:IC DAC 16BIT VOUT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| LTC2642CDD-16PBF | 制造商:Linear Technology 功能描述:Bipolar 16bit Unbuffered DAC LTC2642-16 |
发布紧急采购，3分钟左右您将得到回复。