- 您现在的位置：买卖IC网 > PDF目录1829 > LTC3417AIFE-1#TRPBF (Linear Technology)IC REG BUCK SYNC ADJ DL 20TSSOP PDF资料下载
参数资料
| 型号： | LTC3417AIFE-1#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/20页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ DL 20TSSOP |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 5 V |
| 输入电压： | 2.25 V ~ 5.5 V |
| PWM 型： | 电流模式，混合 |
| 频率 - 开关： | 1.5MHz，600kHz ~ 4MHz |
| 电流 - 输出： | 1A，1.5A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽）裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 20-TSSOP-EP |
LTC3417A-1
APPLICATIONS INFORMATION
The I TH external components shown in the Figure 4 circuit
will provide an adequate starting point for most applica-
tions. The series RC ?lter sets the dominant pole-zero
loop compensation. The values can be modi?ed slightly
(from 0.5 to 2 times their suggested values) to optimize
transient response once the ?nal PC layout is done and
the particular output capacitor type and value have been
determined. The output capacitors need to be selected
because of various types and values determine the loop
feedback factor gain and phase. An output current pulse
of 20% to 100% of full load current having a rise time
of 1μs to 10μs will produce output voltage and I TH pin
waveforms that will give a sense of overall loop stability
without breaking the feedback loop.
Switching regulators take several cycles to respond to a
step in load current. When a load step occurs, V OUT im-
mediately shifts by an amount equal to Δ I LOAD ? ESR COUT ,
where ESR COUT is the effective series resistance of C OUT .
Δ I LOAD also begins to charge or discharge C OUT generat-
ing a feedback error signal used by the regulator to return
V OUT to its steady-state value. During this recovery time,
V OUT can be monitored for overshoot or ringing that would
indicate a stability problem.
The initial output voltage step may not be within the band-
width of the feedback loop, so the standard second order
overshoot/DC ratio cannot be used to determine phase
margin. The gain of the loop increases with R ITH and the
bandwidth of the loop increases with decreasing C ITH . If
R ITH is increased by the same factor that C ITH is decreased,
the zero frequency will be kept the same, thereby keeping
the phase the same in the most critical frequency range
of the feedback loop. In addition, feedforward capacitors,
C1 and C2, can be added to improve the high frequency
response, as shown in Figure 4. Capacitor C1 provides
phase lead by creating a high frequency zero with R1
which improves the phase margin for the 1.5A SW1 chan-
The output voltage settling behavior is related to the stability
of the closed-loop system and will demonstrate the actual
overall supply performance. For a detailed explanation of
optimizing the compensation components, including a
review of control loop theory, refer to Linear Technology
Application Note 76.
Although a buck regulator is capable of providing the full
output current in dropout, it should be noted that as the
input voltage V IN drops toward V OUT , the load step capability
does decrease due to the decreasing voltage across the
inductor. Applications that require large load step capabil-
ity near dropout should use a different topology such as
SEPIC, Zeta, or single inductor, positive buck boost.
In some applications, a more severe transient can be
caused by switching in loads with large (>1μF) input ca-
pacitors. The discharged input capacitors are effectively
put in parallel with C OUT , causing a rapid drop in V OUT . No
regulator can deliver enough current to prevent this prob-
lem, if the switch connecting the load has low resistance
and is driven quickly. The solution is to limit the turn-on
speed of the load switch driver. A Hot Swap? controller
is designed speci?cally for this purpose and usually in-
corporates current limiting, short-circuit protection, and
soft- starting.
Ef?ciency Considerations
The percent ef?ciency of a switching regulator is equal to
the output power divided by the input power times 100.
It is often useful to analyze individual losses to determine
what is limiting the ef?ciency and which change would
produce the most improvement. Percent ef?ciency can
be expressed as:
% Ef?ciency = 100% – (P1+ P2 + P3 +…)
where P1, P2, etc. are the individual losses as a percent-
age of input power.
nel. Capacitor C2 provides phase lead by creating a high
frequency zero with R3 which improves the phase margin
for the 1A SW2 channel.
Hot Swap is a trademark of Linear Technology Corporation.
3417a1fa
14
相关PDF资料 |
PDF描述 |
|---|---|
| LTC3417AIFE-2#TRPBF | IC REG BUCK SYNC ADJ DL 20TSSOP |
| LTC3417EDHC#PBF | IC REG BUCK SYNC ADJ DL 16DFN |
| LTC3418EUHF#TRPBF | IC REG BUCK SYNC ADJ 8A 38QFN |
| LTC3419IMS-1#TRPBF | IC REG BUCK SYNC ADJ 0.6A 10MSOP |
| LTC3421EUF#TRPBF | IC REG BOOST SYNC ADJ 1.5A 24QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3417AIFE-2#PBF | 功能描述:IC REG BUCK SYNC ADJ DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON（1.45x1） 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2 |
| LTC3417AIFE-2#TRPBF | 功能描述:IC REG BUCK SYNC ADJ DL 20TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LTC3417AIFE-2-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Synchronous 1.5A/1A 4MHz Step-Down DC/DC Regulator |
| LTC3417AIFE-2-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Synchronous 1.5A/1A 4MHz Step-Down DC/DC Regulator |
| LTC3417AIFEPBF | 制造商:Linear Technology 功能描述:Conv DC-DC Dual Step-Down 5.5V TSSOP20EP |
发布紧急采购，3分钟左右您将得到回复。