- 您现在的位置：买卖IC网 > PDF目录13932 > LTC3569IUDC#PBF (Linear Technology)IC REG BUCK SYNC ADJ TRPL 20QFN PDF资料下载
参数资料
| 型号： | LTC3569IUDC#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/26页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ TRPL 20QFN |
| 标准包装： | 91 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 3 |
| 输出电压： | 0.43 V ~ 5.5 V |
| 输入电压： | 2.5 V ~ 5.5 V |
| PWM 型： | 电流模式，混合 |
| 频率 - 开关： | 2.25MHz，1MHz ~ 3MHz |
| 电流 - 输出： | 600mA，1.2A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WFQFN 裸露焊盘 |
| 包装： | 管件 |
| 供应商设备封装： | 20-QFN（3x4） |
LTC3569
APPLICATIONS INFORMATION
Operating Frequency
Selection of the operating frequency is a trade-off between
efficiency and component size. High frequency operation
allows for smaller inductor and capacitor values. Operation
at lower frequencies improves the efficiency by reducing
internal gate charge losses but requires larger inductance
values and/or capacitance to maintain low output ripple
voltage.
The operating frequency, f CLK , of the LTC3569 is determined
by an external resistor that is connected between the R T
pin and ground. The value of the resistor sets the ramp
current that charges and discharges an internal timing
capacitor within the oscillator. The relationship between
oscillator frequency and R T is calculated by the following
equation:
R T = (5.1855 ? 10?11) ? (f CLK ) –1.027
Or may be selected following the graph in Figure 4.
Minimum On-Time And Duty-Cycle
The maximum usable operating frequency is limited by
the minimum on-time and the required duty cycle. In buck
regulators, the duty cycle (DC) is the ratio of output to
input voltage: DC = V OUT /V IN = t ON /(t OFF + t ON ). At low duty
cycles, the SW node is high for a small fraction of the total
clock period. As this time period approaches the speed
of the gate drive circuits and the comparators internal to
the LTC3569, the dynamic loop response suffers. To avoid
minimum on-time issues it is recommended to adjust the
operating frequency down so as to keep the minimum
duty cycle pulse width above 80ns. Thus, the maximum
operating frequency should be selected such that the duty
cycle does not demand SW pulse widths below the mini-
mum on-time. The maximum clock frequency, f CLKMAX ,
is selected from either the internal fixed frequency clock,
or a timing resistor at the R T pin, or synchronizing clock
applied to the MODE pin. The minimum on-time require-
ment is met by adhering to the following formula:
4.1
3.6
3.1
2.6
2.1
V IN = 3.6V
T A = 25°C
f CLKMAX = (V OUT /V IN(MAX) )/t MIN-ON
For example, if V OUT is 0.8V and V IN ranges up to 5.5V,
the maximum clock frequency is limited to no more than
1.8MHz.
1.6
1.1
0.6
0.1
0 0.1 0.2 0.3 0.4 0.5 0.6
R T (M )
3569 F04
Figure 4. f CLK vs R T
The minimum frequency is limited by leakage and noise
coupling due to the large resistance of R T .
If the R T pin is tied to SV IN the oscillation frequency is
fixed at 2.25MHz.
Keep excess capacitance and noise (e.g., from the SW
pins) away from the R T pin. It is recommended to remove
the GND plane beneath the R T pin trace, and to route the
R T pin PCB trace away from the SW pins.
Mode Selection And Frequency Synchronization
The MODE pin is a multi-purpose pin which provides
mode selection and frequency synchronization. Connect-
ing this pin to SV IN enables Burst Mode operation, which
provides the best low current efficiency at the cost of a
higher output voltage ripple. When this pin is connected
to ground, pulse-skipping operation is selected which
provides the lowest output voltage and current ripple at
the cost of low current efficiency.
Synchronize the LTC3569 to an external clock signal by
tying a clock source to the MODE pin. Select the R T pin
resistance so that the internal oscillator frequency is set
to 20% lower than the applied external clock frequency to
ensure adequate slope compensation, since slope com-
pensation is derived from the internal oscillator. During
synchronization, the mode is set to pulse skipping.
The external clock source applied to the MODE pin requires
minimum low and high pulse widths of about 100ns.
3569fd
14
相关PDF资料 |
PDF描述 |
|---|---|
| LT3511HMS#PBF | IC REG FLYBK ISO ADJ .24A 16MSOP |
| LTC3612IUDC#PBF | IC REG BUCK SYNC ADJ 3A 20QFN |
| RBC13DRAS-S734 | CONN EDGECARD 26POS .100 R/A EXT |
| MAX6795TPYD3+ | IC REG LIN W/SPR VSR 20-TQFN |
| RSC05DRAI-S734 | CONN EDGECARD 10POS .100 R/A PCB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3569IUD-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Triple Buck Regulator With 1.2A and Two 600mA Outputs and Individual Programmable References |
| LTC3569IUD-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Triple Buck Regulator With 1.2A and Two 600mA Outputs and Individual Programmable References |
| LTC3576 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Switching Power Manager with USB On-the-Go + Triple Step-Down DC/DCs |
| LTC3576-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Overvoltage/Overcurrent Protection Controller |
| LTC3576EUFE#PBF | 功能描述:IC POWER MANAGER W/USB OTG 38QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
发布紧急采购，3分钟左右您将得到回复。