- 您现在的位置：买卖IC网 > PDF目录1832 > LTC3852EUDD#PBF (Linear Technology)IC REG CTRLR DOUBLER PWM 24-QFN PDF资料下载
参数资料
| 型号： | LTC3852EUDD#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 22/32页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR DOUBLER PWM 24-QFN |
| 标准包装： | 73 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 810kHz |
| 占空比： | 99% |
| 电源电压： | 2.7 V ~ 38 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 是 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 24-WFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC3852
APPLICATIONS INFORMATION
Phase-Locked Loop and Frequency Synchronization
The LTC3852 has a phase-locked loop (PLL) comprised of
an internal voltage-controlled oscillator (V CO ) and a phase
detector. This allows the turn-on of the top MOSFET to
be locked to the rising edge of an external clock signal
applied to the MODE/PLLIN pin. This phase detector is
an edge sensitive digital type that provides zero degrees
phase shift between the external and internal oscillators.
This type of phase detector does not exhibit false lock to
harmonics of the external clock.
The output of the phase detector is a pair of complementary
current sources that charge or discharge the external ?lter
network connected to the FREQ/PLLFLTR pin. Note that
the LTC3852 can only be synchronized to an external clock
whose frequency is within range of the LTC3852’s internal
V CO .This is guaranteed to be between 250kHz and 750kHz.
A simpli?ed block diagram is shown in Figure 9.
The loop ?lter components, C LP and R LP , smooth out
the current pulses from the phase detector and provide
a stable input to the voltage-controlled oscillator. The
?lter components C LP and R LP determine how fast the
loop acquires lock. Typically R LP is 1k to 10k and C LP is
2200pF to 0.01μF.
When the external oscillator is active before the LTC3852
is enabled, the internal oscillator frequency will track the
external oscillator frequency as described in the preceding
paragraphs. In situations where the LTC3852 is enabled
before the external oscillator is active, a low free-running
oscillator frequency of approximately 50kHz will result. It is
possible to increase the free-running, pre-synchronization
frequency by adding a second resistor in parallel with
R LP and C LP . The second resistor will also cause a phase
difference between the internal and external oscillator
signals. The magnitude of the phase difference is inversely
proportional to the value of the second resistor.
MODE/
2.7V
R LP
FREQ/PLLFLTR
C LP
The external clock (on MODE/PLLIN pin) input high
threshold is nominally 1.6V, while the input low threshold
is nominally 1.2V.
EXTERNAL
PLLIN
DIGITAL
PHASE/
Maximum Available Charge Pump Current
OSCILLATOR
FREQUENCY
DETECTOR
VCO
For the charge pump, the maximum available output
current and voltage can be calculated from the effective
open-loop output resistance, R OL , and the effective input
voltage, 2V IN1(MIN) .
3852 F09
Figure 9. Phase-Locked Loop Block Diagram
R OL
+
If the external clock frequency is greater than the internal
oscillator’s frequency, f OSC , then current is sunk con-
tinuously from the phase detector output, pulling down
+
–
2V IN1
I OUT
–
3852 F10
V PUMP
the FREQ/PLLFLTR pin. When the external clock frequency
is less than f OSC , current is sourced continuously, pulling
up the FREQ/PLLFLTR pin. If the external and internal
Figure 10. Equivalent Open-Loop Circuit
From Figure 10, the available current is given by:
frequencies are the same but exhibit a phase difference, the
current sources turn on for an amount of time corresponding
to the phase difference. The voltage on the FREQ/PLLFLTR
I PUMP =
2V IN1 – V PUMP
R OL
pin is adjusted until the phase and frequency of the internal
and external oscillators are identical. At the stable operating
point, the phase detector output is high impedance and the
The actual current (into V IN2 and INTV CC ) should not
exceed 50mA.
?lter capacitor C LP holds the voltage.
3852f
22
相关PDF资料 |
PDF描述 |
|---|---|
| LTC3853EUJ#PBF | IC REG CTRLR BUCK PWM CM 40-QFN |
| LTC3854EMSE#PBF | IC REG CTRLR BUCK PWM CM 12-MSOP |
| LTC3855IUJ#PBF | IC REG CTRLR BUCK PWM CM 40-QFN |
| LTC3856IFE#TRPBF | IC REG CTRLR BUCK PWM CM 38TSSOP |
| LTC3858IUH#TRPBF | IC REG CTRLR BUCK PWM CM 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3852IUDD#PBF | 功能描述:IC REG CTRLR DOUBLER PWM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3852IUDD#TRPBF | 功能描述:IC REG CTRLR DOUBLER PWM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3853EUJ#PBF | 功能描述:IC REG CTRLR BUCK PWM CM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 特色产品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 标准包装:1 系列:PowerWise® PWM 型:电压模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.5 V ~ 18 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-5°C ~ 125°C 封装/外壳:32-WFQFN 裸露焊盘 包装:Digi-Reel® 产品目录页面:1303 (CN2011-ZH PDF) 其它名称:LM3754SQDKR |
| LTC3853EUJ#TRPBF | 功能描述:IC REG CTRLR BUCK PWM CM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:PolyPhase® 特色产品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 标准包装:1 系列:PowerWise® PWM 型:电压模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.5 V ~ 18 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-5°C ~ 125°C 封装/外壳:32-WFQFN 裸露焊盘 包装:Digi-Reel® 产品目录页面:1303 (CN2011-ZH PDF) 其它名称:LM3754SQDKR |
| LTC3853EUJPBF | 制造商:Linear Technology 功能描述:DC-DC Controller Triple Buck 24V QFN40 |
发布紧急采购，3分钟左右您将得到回复。