参数资料
型号: LTC4216IMS#PBF
厂商: Linear Technology
文件页数: 14/26页
文件大小: 311K
描述: IC CNTRLR HOT SWAP 10-MSOP
标准包装: 50
类型: 热交换控制器
应用: 通用
内部开关:
电源电压: 2.3 V ~ 6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 管件
LTC4216
14
4216fa
For more information www.linear.com/LTC4216
applicaTions inForMaTion
Normal Power-Up and Power-Down
Figure 8 illustrates the timing diagram for a normal power-
up sequence in the case where a printed circuit board is
inserted into a live backplane.
At time point 1, the bias supply (V
CC
) ramps up and en-
ables the device when the supply voltage rises above the
undervoltage lockout threshold (2.12V). At time point 2,
SENSEP supply, together with the ON pin, ramp up and
start the first timing cycle when the ON pin voltage ex-
ceeds 0.8V. The TIMER capacitor is allowed to ramp up
with 2礎 pull-up once all these conditions are met: GATE
< 0.2V, FILTER < 0.2V, TIMER < 0.2V, SS < 0.2V. At time
point 3, TIMER reaches the V
TMR(TH)
 threshold and the
first timing cycle terminates. The electronic circuit breaker
is enabled and TIMER capacitor is quickly discharged. At
time point 4 checks are made for TIMER, GATE, FILTER and
SS < 0.2V, 擵
SENSE
 below 25mV and FAULT high before
a GATE ramp-up cycle begins. GATE is held low by the
analog current limit amplifier as SS capacitor ramps up
with a 10礎 current source. SS switches to 1礎 pull-up
for a slower ramp rate when it crosses the input offset
voltage of the ACL amplifier. At this time point, the ACL
amplifier releases the GATE and allows it to ramp up with
a 20礎 pull-up. At time point 6, when the GATE voltage
reaches the turn-on threshold of the external MOSFET,
current begins flowing into the load capacitor. The MOSFET
current level at this time point is controlled by the ACL
amplifier and the GATE ramp is slowed down. SS switches
the pull-up current from 1礎 to 10礎 for a normal ramp
rate. Between time points 6 and 7, the ACL amplifier servos
the GATE voltage to track the SS ramp rate, limiting the
slew rate of the load current. At time point 7, SS reaches
its final value and GATE continue to ramp up with the 20礎
pull-up if the load current is not in analog current limit.
At time point 8, the FB pin voltage exceeds 0.6V and the
second timing cycle is started. When the conditions of
TIMER < 0.2V, 擵
SENSE
 < 25mV and FAULT high are met,
the TIMER capacitor is allowed to ramp up. When TIMER
reaches the V
TMR(TH)
 threshold at time point 9, RESET
goes high, indicating to the system controller that power
is good. After this, the TIMER is held low.
When the ON pin voltage falls below (V
ON(TH)
  擵
ON(HYST)
)
threshold (0.72V), it initiates a power-down sequence. At
time point 11, GATE is discharged by both the ACL ampli-
fier and a 100礎 current source pull-down, causing the
output voltage to fall gradually. When the FB pin voltage
falls below 0.6V at time point 12, RESET goes low after a
glitch filter delay (see the section on FB glitch filtering),
indicating that power is bad. When the ON pin voltage falls
below 0.4V, the device resets and GATE is pulled low by
a strong pull-down device.
Soft-Start with Analog Current Limiting
When a very large output load capacitor is connected
during soft-start, the GATE voltage is servoed to regulate
the inrush current to 擵
ACL(TH)
/R
SENSE
. This is illustrated
in the timing diagram of Figure 9. After the initial timing
cycle, the GATE is allowed to ramp up, tracking the SS
ramp rate between time points 5 and 8. At time point 7,
when the load current builds up as the GATE pin voltage
increases, the voltage across the sense resistor rises above
CB(TH)
 (25mV typical). The FILTER capacitor starts to
charge up by a 60礎 current source pull-up. At time point
8, SS reaches its final value at the end of SS ramp cycle.
This allows the GATE to be regulated by the ACL amplifier
at 擵
ACL(TH)
 (40mV typical) across the sense resistor,
R
SENSE
, limiting the inrush to:
 
I
mV
R
LIMIT
EN E
=
40
 
(9)
The FILTER pin voltage continues to rise as the load ca-
pacitor charges up with the limited load current. At time
point 9, the FB pin voltage exceeds 0.6V, but the second
timing cycle is not allowed to start as the voltage across
the sense resistor exceeds 25mV. At time point 10, the load
current falls as the load capacitor is near full charge and
the voltage across the sense resistor drops below 40mV.
The analog current limit loop shuts off and the GATE ramps
further till its final value. The FILTER capacitor discharges
by a 2.4礎 pull-down when the voltage across the sense
resistor falls below 25mV at time point 11. The duration
between time points 7 and 11 must be shorter than one
circuit breaker delay, as given by Equation (2), to avoid
a fault time-out during GATE ramp-up for very large load
相关PDF资料
PDF描述
HMM36DSEH CONN EDGECARD 72POS .156 EYELET
NCV8505D2T25R4G IC REG LDO 2.5V .4A D2PAK-7
T97R226K050CAA CAP TANT 22UF 50V 10% 3024
AT17F080A-30QC IC FLASH CONFIG 8M 32TQFP
AT17LV512A-10PU IC FPGA EEPROM 512K ALTERA 8PDIP
相关代理商/技术参数
参数描述
LTC4217 制造商:LINER 制造商全称:Linear Technology 功能描述:2A Integrated Hot Swap Controller
LTC4217CDHC 制造商:LINER 制造商全称:Linear Technology 功能描述:2A Integrated Hot Swap Controller
LTC4217CDHC#PBF 功能描述:IC CTRLR HOT SWAP 2A 16-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型,PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V,12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP(12x12) 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF)
LTC4217CDHC#TRPBF 功能描述:IC CTRLR HOT SWAP 2A 16-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
LTC4217CDHC-12 制造商:LINER 制造商全称:Linear Technology 功能描述:2A Integrated Hot Swap Controller