- 您现在的位置：买卖IC网 > PDF目录19841 > LTC4221CGN#PBF (Linear Technology)IC CTLR HOT SWAP DUAL 16SSOP PDF资料下载
参数资料
| 型号： | LTC4221CGN#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 16/28页 |
| 文件大小： | 272K |
| 描述： | IC CTLR HOT SWAP DUAL 16SSOP |
| 标准包装： | 100 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 1 V ~ 13.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 管件 |
| 产品目录页面： | 1342 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
16
LTC4221
4221fa
ON1 clears its off threshold and the initial timing cycle is
complete, the GATE1 pin is pulled up by a 9.5糀 current
source connected to the charge pump output during the
channel start-up cycle. GATE1 can be servoed by adjusting
the ramp up current to <9.5糀 to control the inrush
current to the load during start-up. ON2 controls GATE2 in
a similar manner but is overwritten by ON1s global reset
function. During an overcurrent fault condition that sets
the fault latch, both GATE pins are pulled down by their
respective internal N-channel MOSFET pull-downs.
During hot insertion of the PCB, an abrupt application of
supply voltage charges the external MOSFET drain/gate
capacitance. This can cause an unwanted gate voltage
spike. An internal proprietary circuit holds both GATE pins
low before the internal circuitry wakes up. This reduces the
MOSFET current surges substantially at insertion.
Electronic Circuit Breaker
The LTC4221 features an electronic circuit breaker func-
tion that protects against supply overvoltage, externally
generated fault conditions and shorts or excessive load
current conditions on any of the supplies. If the circuit
breaker trips, both GATE pins are immediately pulled to
ground, the external N-channel MOSFETs are quickly
turned OFF and FAULT is latched low.
During the normal cycle, a supply overvoltage on channeln
propagates via the V
OUTn
resistive dividers to the FBn pin.
A supply overvoltage high enough to pull either FB pin
above 0.822V for more than 18約 will trip the circuit
breaker.
The circuit breaker can also be made to trip by externally
forcing the bidirectional FAULT pin below 0.816V. The
FAULT pin has 35mV of hysteresis. An internal glitch filter
of 15約 filters out noise on the FAULT pin.
The slow comparator of channeln trips the circuit breaker
if V
RSENSEn
= (V
CCn
V
SENSEn
) is greater than its 25mV
threshold for more than 15約. There may be applications
where this inherent response time is not long enough, for
example, because of excessive supply voltage noise. To
adjust the response time of the slow comparator, a capaci-
tor can be connected from the FILTER pin to GND. If this
pin is left unused, each slow comparators delay defaults
to 15約. During normal operation, the FILTER output pin
is held low by an internal 1.8糀 pull-down current source.
During an overcurrent condition on either channel as
shown in Figure 6, the 1.8糀 pull-down on the FILTER pin
becomes an internal 105糀 pull-up and C
FILTER
charges
up. Once the FILTER pin voltage ramps past its low-to-
high threshold of 1.24V at time point 2, the electronic
circuit breaker trips and the LTC4221 shuts down. The
FILTER pins internal 1.8糀 pull-down discharges C
FILTER
and holds FILTER low. Each slow comparators response
time from an overcurrent fault condition is:
t
V C
A
s
FILTER
FILTER
=
?/DIV>
+ ?/DIV>
1 24
105
15
.
"
(1)
Intermittent overloads may exceed the current limit as in
Figure 7, but if the duration is sufficiently short, the FILTER
pin may not reach the V
FILTER(TH)
threshold and the
LTC4221 will not shut down. To handle this situation, the
FILTER discharges with 1.8糀 whenever both V
RSENSE
are
below 25mV. Any intermittent overload with an aggregate
APPLICATIO S I FOR ATIO
U
U
U
Figure 7. Multiple Intermittent Overcurrent Condition
A1
B1 A2
B2 A3 B3
~25mV/R
SENSE1
~25mV/R
SENSE2
CIRCUIT BREAKER
TRIPS
1.8糀
1.8糀
4221 F07
1.8糀
105糀
105糀
105糀
I
LOAD1
I
LOAD2
V
FILTER
V
GATE
1.24V
1.8糀
SLOW
COMPARATOR
TRIP
SLOW
COMPARATOR
TRIP
SLOW
COMPARATOR
TRIP
Figure 6. A Continuous Fault Timing
1.24V
1
2
NORMAL
SLOW
COMPARATOR
TRIP
V
FILTER
CIRCUIT BREAKER TRIPS.
GATE1, GATE2 AND
FAULT PULL LOW
1.8糀
1.8糀
4221 F06
1.8糀
105糀
相关PDF资料 |
PDF描述 |
|---|---|
| 7-1734857-5 | PCI EXP STRADDLE 98P BLK 30U" |
| GSC49DRYN | CONN EDGECARD 98POS DIP .100 SLD |
| LTM8052IV#PBF | IC UMODULE CVCC STEP DOWN 81LGA |
| VE-JW3-CW-B1 | CONVERTER MOD DC/DC 24V 100W |
| GMM36DTBN-S664 | CONN EDGECARD 72POS R/A .156 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4221IGN | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#PBF | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#TR | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#TRPBF | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4222 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Hot Swap Controller |
发布紧急采购，3分钟左右您将得到回复。