- 您现在的位置：买卖IC网 > PDF目录19841 > LTC4221CGN#PBF (Linear Technology)IC CTLR HOT SWAP DUAL 16SSOP PDF资料下载
参数资料
| 型号： | LTC4221CGN#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/28页 |
| 文件大小： | 272K |
| 描述： | IC CTLR HOT SWAP DUAL 16SSOP |
| 标准包装： | 100 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 1 V ~ 13.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 管件 |
| 产品目录页面： | 1342 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
9
LTC4221
4221fa
U
U
PI FU CTIO S
GATE1 (Pin 4): Channel 1 Gate Drive. This pin is the high
side gate drive of an external N-channel MOSFET. When
V
ON1
< 0.821V, GATE1 is held low by a 100糀 current
source. When V
ON1
> 0.851V, an initial timing cycle is
followed by a start-up cycle when an internal charge pump
provides a 9.5糀 pull-up to ramp up GATE1 with inrush
current limiting. UVLO, overvoltage, overcurrent and ex-
ternally generated faults override the ON1 pin and pull
GATE1 low.
FB1
(Pin 5): V
OUT1
Feedback Input. FB1
monitors the
channel 1 output voltage with an external resistive divider.
When V
FB1
< 0.617V, the PWRGD1
pin is pulled low. When
V
FB1
> 0.822V, overvoltage is detected, the FAULT latch is
set and both GATEs are pulled low. The FB1
pin is also used
to control the channel 1 current limit during its start-up
cycle.
PWRGD1 (Pin 6): Channel 1 Power Good Output. PWRGD1
is pulled low when V
FB1
< 0.617V, during the initial timing
cycle or when the chip is in UVLO. An external pull-up is
required to generate a logic high at the open-drain PWRGD1
pin.
FAULT (Pin 7): Fault Status Input/Output. FAULT is a
bidirectional pin. As an input, pulsing V
FAULT
< 0.816V will
set the FAULT latch and bring the LTC4221 into the fault
state. As an output, FAULT is pulled high by an internal
3.8糀 pull-up under normal operating conditions. When
an overcurrent fault is detected by a SENSE pin or a
overvoltage fault detected by an FB pin, the FAULT latch is
set and the LTC4221 goes into the fault state. The FAULT
latch is reset by a UVLO or the ON1 pin being driven below
0.4V.
FILTER (Pin 8): Overcurrent Fault Timing Filter. The
FILTER pin requires an external capacitor to ground to
adjust the response time of the two slow comparators. The
FILTER pin can be left unconnected for a default slow
comparator response time of 15約.
TIMER (Pin 9): Analog System Timer. The TIMER pin
requires an external capacitor to ground to generate
timing delay cycles during start-up. The LTC4221s initial
and start-up timing cycles are controlled by C
TIMER
and the
internal current sources connected to the TIMER pin.
GND (Pin 10): Ground. Connect to a ground plane for
optimum performance.
PWRGD2 (Pin 11): Channel 2 Power Good Output. Similar
functionality as PWRGD1. Controlled by FB2.
FB2 (Pin 12): V
OUT2
Feedback Input. Similar functionality
as FB1. Monitors channel 2 output voltage, controls
PWRGD2 output and channel 2 start-up current limit.
GATE2 (Pin 13): Channel 2 Gate Drive. Similar functional-
ity as GATE1. Controls the gate drive of the channel 2
external N-channel MOSFET. ON2 controls GATE2 in the
same manner as ON1 controls GATE1. V
ON1
< 0.4V over-
rides conditions at ON2 and GATE2 is held low by a 100糀
current source. UVLO, overvoltage, overcurrent and exter-
nally generated faults override conditions at ON1 and ON2,
and pull GATE2 low.
SENSE2 (Pin 14): Channel 2 Current Sense Input. Similar
functionality as SENSE1. Monitors channel 2 load current
through R
SENSE2
placed in the supply path between V
CC2
and SENSE2. To disable the current limit and circuit
breaker function for channel 2, tie SENSE2 to V
CC2
.
V
CC2
(Pin 15): Channel 2 Positive Supply Input. V
CC2
can
range from 1V to 13.5V for normal operation but it must
be dV
CC1
. An undervoltage lockout circuit disables both
channels whenever the voltage at V
CC2
is less than 0.8V.
ON2 (Pin 16): Channel 2 On Input. GATE2 is pulled to
ground by a 100糀 current source when V
ON2
< 0.821V.
When V
ON2
> 0.851V, GATE2 ramps up after an initial
timing cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| 7-1734857-5 | PCI EXP STRADDLE 98P BLK 30U" |
| GSC49DRYN | CONN EDGECARD 98POS DIP .100 SLD |
| LTM8052IV#PBF | IC UMODULE CVCC STEP DOWN 81LGA |
| VE-JW3-CW-B1 | CONVERTER MOD DC/DC 24V 100W |
| GMM36DTBN-S664 | CONN EDGECARD 72POS R/A .156 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4221IGN | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#PBF | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#TR | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4221IGN#TRPBF | 功能描述:IC CTRLR HOTSWAP DUAL 16SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LTC4222 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Hot Swap Controller |
发布紧急采购，3分钟左右您将得到回复。