- 您现在的位置：买卖IC网 > PDF目录19912 > LTC4252-2IMS8#PBF (Linear Technology)IC CNTRLR HOTSWAP NEGVOLT 8-MSOP PDF资料下载
参数资料
| 型号： | LTC4252-2IMS8#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 23/36页 |
| 文件大小： | 328K |
| 描述： | IC CNTRLR HOTSWAP NEGVOLT 8-MSOP |
| 标准包装： | 50 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
23
425212fe
For more information www.linear.com/LTC4252-1
applicaTions inForMaTion
satisfied before a GATE start-up cycle begins. SS ramps up
as dictated by R
SS
?燙
SS
; GATE is held low by the analog
current limit amplifier until SS crosses 20 " V
OS
. Upon
releasing GATE, 58礎 sources into the external MOSFET
gate and compensation network. When the GATE voltage
reaches the MOSFETs threshold, current begins flowing
into the load capacitor at time point 5. At time point 6,
load current reaches the SS control level and the analog
current limit loop activates. Between time points 6 and 8,
the GATE voltage is servoed, the SENSE voltage is regulated
at V
ACL
(t) and soft-start limits the slew rate of the load
current. If the SENSE voltage (V
SENSE
V
EE
) reaches the
V
CB
threshold at time point 7, the circuit breaker TIMER
activates. The TIMER capacitor, C
T
, is charged by a (230礎
+ 8 " I
DRN
) current pull-up. As the load capacitor nears full
charge, load current begins to decline. At point 8, the load
current falls and the SENSE voltage drops below V
ACL
(t).
The analog current limit loop shuts off and the GATE pin
ramps further. At time point 9, the SENSE voltage drops
below V
CB
and the fault TIMER cycle ends, followed by a
5.8礎 discharge cycle (cool off). When GATE ramps past
V
GATEH
threshold at time point 10, PWRGD pulls low. At
time point 11, GATE reaches its maximum voltage as
determined by V
IN
.
5.8礎
58礎
5.8礎
5.8礎
58礎
GATE
START-UP
INITIAL TIMING
UV CLEARS V
UVHI
, CHECK OV < V
OVHI
, GATE < V
GATEL
, SENSE < V
CB
, SS < 20 " V
OS
AND TIMER < V
TMRL
1
2
3 4 56 7 89
TIMER CLEARS V
TMRL
, CHECK GATE < V
GATEL
, SENSE < V
CB
AND SS < 20 " V
OS
1011
425212 F10
GND V
EE
OR
(48RTN) (48V)
UV/OV
V
IN
TIMER
GATE
SENSE
V
OUT
SS
DRAIN
PWRGD
V
LKO
V
UVHI
V
ACL
V
CB
230礎 + 8 " I
DRN
20 " V
OS
V
IN
V
GATEH
V
DRNL
V
DRNCL
20 " (V
CB
+ V
OS
)
20 " (V
ACL
+ V
OS
)
V
GATEL
V
TMRL
V
TMRH
Figure 10. Power-Up Timing with a Short Pin (All Waveforms Are Referenced to V
EE
)
相关PDF资料 |
PDF描述 |
|---|---|
| GRM2165C2A131JA01D | CAP CER 130PF 100V 5% NP0 0805 |
| RCB92DHRR-S378 | EDGECARD EXT PCI64 184PS .050 5V |
| ECC13DREH-S13 | CONN EDGECARD 26POS .100 EXTEND |
| NCV59301DS28R4G | IC REG LDO 2.8V 3A D2PAK-5 |
| TACA336M010XTA | CAP TANT 33UF 10V 20% 1206 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4252-2IMS8TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252-2IMS8TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252-2IMSPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-Channel MSOP10 |
| LTC4252-2IMSTR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
| LTC4252-2IMSTRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Negative Voltage Hot Swap Controllers |
发布紧急采购，3分钟左右您将得到回复。