参数资料
型号: LTC6992CDCB-4#TRMPBF
厂商: Linear Technology
文件页数: 8/34页
文件大小: 0K
描述: IC OSC SILICON 1MHZ 6-DFN
产品培训模块: TimerBlox Family Timing Devices
产品目录绘图: LTC699_DFN
特色产品: LTC?6992 TimerBlox?
TimerBlox?
标准包装: 1
系列: TimerBlox®
类型: 振荡器 - 硅
频率: 3.81Hz ~ 1MHz
电源电压: 2.25 V ~ 5.5 V
电流 - 电源: 365µA
工作温度: 0°C ~ 70°C
封装/外壳: 6-WFDFN 裸露焊盘
包装: 标准包装
供应商设备封装: 6-DFN-EP(2x3)
安装类型: 表面贴装
配用: DC1562A-C-ND - BOARD EVAL LTC6992-1
其它名称: LTC6992CDCB-4#TRMPBFDKR
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
16
69921234fc
Pulse Width (Duty Cycle) Modulation
The MOD pin is a high impedance analog input providing
direct control of the output duty cycle. The duty cycle is
proportional to the voltage applied to the MOD pin, VMOD.
Duty Cycle = D =
VMOD
0.8 VSET
1
8
The PWM duty cycle accuracy
D specifies that the above
equation is valid to within ±4.5% for VMOD between 0.2
VSET and 0.8 VSET (12.5% to 87.5% duty cycle).
Since VSET = 1V ±30mV, the duty cycle equation may be
approximated by the following equation.
Duty Cycle = D
VMOD 100mV
800mV
The VMOD control range is approximately 0.1V to 0.9V.
Driving VMOD beyond that range (towards GND or V+) will
have no further affect on the duty cycle.
Duty Cycle Limits
The only difference between the four versions of the
LTC6992 is the limits, or clamps, placed on the output
duty cycle. The LTC6992-1 generates output duty cycles
ranging from 0% to 100%. At 0% or 100% the output
will stop oscillating and rest at GND or V+, respectively.
The LTC6992-2 will never stop oscillating, regardless of
the VMOD level. Internal clamping circuits limit its duty
cycle to a 5% to 95% range (1% to 99% guaranteed).
Therefore, its VMOD control range is 0.14 VSET to 0.86
VSET (approximately 0.14V to 0.86V).
The LTC6992-3 and LTC6992-4 complete the family by
providing one-sided clamping. The LTC6992-3 allows
0% to 95% duty cycle, and the LTC6992-4 allows 5% to
100% duty cycle.
Output Polarity (POL Bit)
The duty cycle equation describes a proportional transfer
function, where duty cycle increases as VMOD increases.
The LTC6992 includes a POL bit (determined by the
DIVCODE as described earlier) that inverts the output
signal. This makes the duty cycle gain negative, reducing
duty cycle as VMOD increases.
operaTion
Figure 3. POL Bit Functionality
6992 F03
OUT
POL = 1
tOUT
DtOUT
OUT
POL = 0
tOUT
DtOUT
D
=
VMOD
0.8 VSET
1
8
D
= 1
VMOD
0.8 VSET
1
8
相关PDF资料
PDF描述
VE-2TF-MY-S CONVERTER MOD DC/DC 72V 50W
VI-B1D-IU-S CONVERTER MOD DC/DC 85V 200W
VE-2T3-MY-S CONVERTER MOD DC/DC 24V 50W
VI-B1B-IU-S CONVERTER MOD DC/DC 95V 200W
VE-25Z-MY-S CONVERTER MOD DC/DC 2V 20W
相关代理商/技术参数
参数描述
LTC6992CDCB6-1-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-1-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-2-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-2-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
LTC6992CDCB6-3-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)