- 您现在的位置：买卖IC网 > PDF目录369885 > LXT362PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT362PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|的T 1（DS1的）|的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 21/52页 |
| 文件大小： | 1187K |
| 代理商： | LXT362PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Datasheet
21
3.5.2.2
Quasi-Random Signal Source (QRSS)
See
Figure 10
. For T1 operation, the Quasi-Random Signal Source (QRSS) is a 2
20
-1 pseudo-
random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 operation, QRSS is
2
15
-1 PRBS with inverted output. Setting bits CR2.EPAT0 = 0 and CR2.EPAT1 = 1 enables this
function.
The QRSS pattern is normally locked to TCLK; but if there is no TCLK, MCLK is the clock
source. Bellcore Pub 62411 defines the T1 QRSS transmit format and ITU G.703 defines the E1
format.
With QRSS transmission enabled, it is possible to insert a logic error into the transmit data stream
by causing a Low-to-High transition on INSLER. However, if no logic or bit errors are to be
inserted into the QRSS pattern, INSLER must remain Low. Logic Error insertion waits until the
next bit if the current bit is
“
jammed
”
. When there are more than 14 consecutive 0s, the output is
jammed to a 1.
Furthermore, a bipolar violation in the QRSS pattern is possible by causing a Low-to-High
transition on the INSBPV pin, regardless of whether the device is in Bipolar or Unipolar mode.
Choosing QRSS mode also enables the QRSS Pattern Detection in the receive path. The QRSS
pattern is synchronized when there are fewer than four errors in 128 bits. The PSR.QRSS bit
provides an indication of QRSS pattern synchronization. This bit goes Low when no QRSS pattern
detected (
i
.
e
., when there are more than four errors in 128 bits). The TQRSS bit in the Transition
Status Register indicates that QRSS status has changed since the last QRSS Interrupt Clear
command.
The LXT361 can generate an interrupt to indicate that QRSS detection has occurred, or that
synchronization is lost. The interrupt is enabled when ICR.CQRSS = 0.
3.5.2.3
In-Band Network Loop Up or Down Code Generator
The LXT361 can transmit in-band Network Loop Up or Loop Down code. The Loop Up code is
00001; Loop Down code is 001. A Loop Up code transmission occurs when Control Register #2
bits EPAT0 = 1 and EPAT1 = 0. A Loop Down code transmission requires that both EPAT0 and
EPAT1 = 1.
With this mode enabled, logic errors and bipolar violations can be inserted into the transmit data
stream. Inserting a logic error requires a Low-to-High transition in INSLER (pin 3). If no logic or
bit errors are to be inserted, INSLER must remain Low. Inserting a bipolar violation requires a
Low-to-High transition on the INSBPV pin, regardless of unipolar or bipolar operation.
Figure 10. QRSS Mode
* If Enabled
INT*
相关PDF资料 |
PDF描述 |
|---|---|
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT363QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT362QE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363LE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363PE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT363QE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT36X/35X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
发布紧急采购，3分钟左右您将得到回复。