- 您现在的位置：买卖IC网 > PDF目录369885 > LXT363QE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT363QE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|的T 1（DS1的）|的CMOS | QFP封装| 44PIN |塑料 |
| 文件页数： | 13/52页 |
| 文件大小： | 1187K |
| 代理商： | LXT363QE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
—
LXT361
Datasheet
13
3.0
Functional Description
The LXT361 is a fully integrated, PCM transceiver for Long- or Short-Hual, 1.544 Mbps (T1) or
2.048 Mbps (E1) applications allowing full-duplex transmission of digital data over existing
twisted-pair installations. The device interfaces with two twisted-pair lines (one pair each for
transmit and receive) through standard pulse transformers and appropriate resistors.
The figure on the front page of this data sheet shows a block diagram of the LXT361. Control of
the chip is via the 8-bit parallel microprocessor port. Stand-alone operation is not supported.
The LXT361 provides a high-precision, crystal-less Jitter Attenuator (JA). The user may place the
JA in the transmit or receive path, or bypass it completely.
The transceiver meets or exceeds FCC, ANSI, and AT&T specifications for CSU and DSX-1
applications, as well as ITU and ETSI requirements for E1 ISDN PRI applications.
3.1
Initialization
During power up, the transceiver remains static until the power supply reaches approximately 3 V.
Upon crossing this threshold, the device begins a 32 ms reset cycle to calibrate the Phase Lock
Loops (PLL). The transceiver uses a reference clock to calibrate the PLLs: the transmitter reference
is TCLK, and the receiver reference clock is MCLK. MCLK is mandatory for chip operation and
must be independent, free running, and jitter free.
3.1.1
Reset Operation
A reset operation initializes the status and state machines for the LOS, AIS, NLOOP, and QRSS
blocks. Writing a 1 to the bit CR2.RESET commands a reset which clears all registers to 0. Allow
32 ms for the device to settle.
3.2
Transmitter
3.2.1
Transmit Digital Data Interface
Input data for transmission onto the line is clocked serially into the device at the TCLK rate. TPOS
and TNEG are the bipolar data inputs. In Unipolar mode, the TDATA pin accepts unipolar data.
Input data may pass through either the Jitter Attenuator or B8ZS/HDB3 encoder or both. Setting
CR1.ENCENB = 1 enables B8ZS/HDB3 encoding. With zero suppression enabled, Control
Register #1 (CR1) bits EC1 through EC4 determine the coding scheme as listed in
Table 8 on
page 27
.
TCLK supplies input synchronization. See the
Figure 14 on page 41
for the transmit timing
requirements for TCLK and the Master Clock (MCLK).
相关PDF资料 |
PDF描述 |
|---|---|
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT384BE | Telecomm/Datacomm |
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT36X/35X | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
| LXT380/4 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers |
| LXT380/LXT381 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions |
| LXT381 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
| LXT381BE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Octal E1 Line Interface Unit |
发布紧急采购，3分钟左右您将得到回复。