参数资料
型号: LXT363QE
英文描述: PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC
中文描述: 的PCM收发器|单|的T 1(DS1的)|的CMOS | QFP封装| 44PIN |塑料
文件页数: 14/52页
文件大小: 1187K
代理商: LXT363QE
LXT361
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
14
Datasheet
3.2.2
Transmit Monitoring
The transmitter includes a short circuit limiter that limits the current sourced into a low impedance
load. The limiter automatically resets when the load current drops below the limit. The current is
determined by the interface circuitry (total resistance on transmit side).
The Performance Status Register (PSR) flags open circuits in bit PSR.DFMO. A transition of
DFMO can provide an interrupt, and its transition sets bit TSR.DFMO = 1. Writing a 1 in bit
ICR.CDFMO clears the interrupt; leaving a 1 in the bit masks that interrupt.
3.2.3
Transmit Drivers
The transceiver transmits data as a 50% line code as shown in
Figure 3
. To reduce power
consumption, the line driver is active only during transmission of marks, and is disabled during
transmission of spaces. Biasing of the transmit DC level is on-chip.
3.2.4
Transmit Idle Mode
Transmit Idle mode allows multiple transceivers to be connected to a single line for redundant
applications. When TCLK is not present, Transmit Idle mode becomes active, and TTIP and
TRING change to the high impedance state. Remote loopback, Dual loopback, TAOS, or detection
of Network Loop Up code in the receive direction, temporarily disable the high impedance state.
3.2.5
Transmit Pulse Shape
As shown in
Table 8 on page 27
, the transmitted pulse shape is established by bits EC1 through
EC4 of Control Register #1 (CR1).
Shaped pulses meeting the various T1, DS1, DSX-1 and E1 specifications are applied to the AMI
line driver for transmission onto the line at TTIP and TRING. The transceiver produces DSX-1
pulses for Short-Hual T1 applications (settings from 0 dB to +6.0 dB of cable), DS1 pulses for
Long-Hual T1 applications (settings from 0 dB to -22.5 dB), and a G.703 pulse for E1 applications.
Refer to the Test Specifications section for pulse mask specifications.
Figure 3. 50% Duty Cycle Coding
1
0
1
Bit Cell
相关PDF资料
PDF描述
LXT360LE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC
LXT360PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC
LXT384BE Telecomm/Datacomm
LXT384LE Telecomm/Datacomm
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
相关代理商/技术参数
参数描述
LXT36X/35X 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements
LXT380/4 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT380/4 - LXT380/4 Octal T1/E1 LIUs Interfacing with the Transwitch Octal Framers
LXT380/LXT381 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT380/LXT381 - LXT380/1 Frequently Asked Questions
LXT381 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT381BE 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Octal E1 Line Interface Unit