参数资料
型号: M2061-13I622.0800LF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 数字传输电路
英文描述: ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
封装: 9 X 9 MM, CERAMIC, LCC-36
文件页数: 7/12页
文件大小: 477K
代理商: M2061-13I622.0800LF
M2060/61/62 M2065/66/67 Datasheet Rev 0.4
4 of 12
Revised 30Jul2004
I n te g r at ed Ci rcui t Systems , In c. N e tw o r ki ng & Co mmun ica t io ns ww w. icst.co m ● tel (5 08 ) 85 2-5 4 0 0
M2060/61/62, M2065/66/67
VCSO FEC PLL FOR SONET/OTN
Preliminar y In f o r m atio n
M2062/67: FEC De-map LUT, Both OTU1 and OTU2
Use this option for both OTU1 or OTU2 de-mapping
applications. The Mfec divider value is kept nearly
constant to maintain similar loop bandwidth using one
set of external filter component values.
P Divider Look-Up Table (LUT)
The P_SEL2:0 pins select the P divider values, which set
the output clock frequencies. P divider values of 1, 4, 8,
or 32 are available, plus a TriState mode. A P divider of
value of 1 will provide a 669.3266MHz output when using
a 669.3266MHz VCSO, for example. The outputs can be
placed into the valid state combinations as listed in
Table 8. (They cannot be set independently to any of the
available output frequencies.)
General Guidelines for Phase Detector Frequency
The phase detector frequency (Fpd) is equal to the
input reference frequency (Fref) divided by the Rfec
divider value, or:
Fpd = Fref / Rfec
General guidelines:
A lower phase detector frequency should be used for
loop timing applications to assure PLL tracking,
especially during GR-253 jitter tolerance testing. The
recommended maximum phase detector frequency
for loop timing mode is 19.44MHz.
When LOL is to be used for system health monitoring,
the phase detector frequency should be 5MHz or
greater. Low phase detector frequencies make LOL
overly sensitive, and higher phase detector
frequencies make LOL less sensitive. The LOL pin
should not be used during loop timing mode.
FUNCTIONAL DESCRIPTION
The M206x Series is a PLL (Phase Locked Loop) based
clock generator that generates output clocks synchro-
nized to one of two selectable input reference clocks.
An internal high "Q" SAW delay line provides low jitter
signal performance and establishes the output
frequency of the VCSO (Voltage Controlled SAW
Oscillator). In a given M206x Series device, the VCSO
center frequency is fixed. A common center frequency
is 622.08MHz, for SONET or SDH optical network
applications. The VCSO center frequency is specified at
time of order (see “Ordering Information” on pg. 12).
The VCSO has a guaranteed tuning range of
±120 ppm
(commercial temperature grade).
Pin selectable dividers are used within the PLL and
for the output clock. This enables tailoring of device
functionality and performance. The FEC feedback and
reference dividers (the “Mfec Divider” and “Rfec
Divider”) provide the multiplication ratios necessary to
accomodate clock translation for both forward and
inverse Forward Error Correction. The Mfec and Rfec
dividers also control the phase detector frequency. The
feedback divider (labeled “Mfin Divider”) provides the
broader division options needed to accomodate various
reference clock frequencies.
For example, the M2062-11-622.0800 (see “Ordering
on pg. 12) has a 622.08MHz VCSO
frequency:
The FEC de-mapper PLL ratios (in Tables 6 and 7)
enable the M2062-11-622.0800 to accept “base” input
reference frequencies of: 666.5143 (OTU1), 669.3266
(OTU2)
, and 622.08MHz (OC-192).
The Mfin feedback divider enables the actual input
reference clock to be the base input frequency
divided by 1, 4, 8, or 32 (or 16). Therefore, for the base
input frequency of 622.08MHz, the actual input
reference clock frequencies can be: 622.08, 155.52,
77.76
, and 19.44 or 38.88MHz. (See Tables 3 and 4 on
The P divider scales the VCSO output enabling lower
output frequency selections (Table 8).
FEC_SEL1:0
1
0
Mfec Rfec
Description
Base Input
Rate (MHz)
Fvcso =
Base Output
Rate (MHz)
For M2062 or M2067 with Fvcso = 622.08 (OTU1 or OTU2 FEC rate):
0
79 85 237/255 OTU2 to OC-192 decode 669.3266
622.08
0
1
79 79 OC-192 repeater or jitter attenuator
622.08
1
0
84 90 238/255 OTU1 to OC-48 decode 666.5143
622.08
1
84 84 OC-48 repeater or jitter attenuator
622.08
P_SEL2:0
P Value
M2060-622.0800 or M2065-622.0800
Output Frequency (MHz)
FOUT0
FOUT1
for FOUT0 for FOUT1
0
32
1
19.44 622.08
0
1
32
4
19.44 155.52
0
1
0
1
622.08 622.08
0
1
4
1
155.52 622.08
1
0
8
77.76 77.76
1
0
1
4
155.52 155.52
1
0
8
4
77.76 155.52
1
TriState TriState
N/A
Key to Device Variants and Look-up Table Options
Device
Variant
Look-up Table Option
Mfin Lookup Table is:
Mfec Look-up Table is:
M2060
Table 3
(includes divider value 32)
Table 5 (FEC mapper LUT)
M2061
Table 6 (FEC de-mapper LUT)
M2062
Table 7 (FEC de-mapper LUT)
M2065
Table 4
(includes divider value 16)
Table 5 (FEC mapper LUT)
M2066
Table 6 (FEC de-mapper LUT)
M2067
Table 7 (FEC de-mapper LUT)
相关PDF资料
PDF描述
M2061-13I622.0800 ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
M2061-13I625.0000LF ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
M2061-13I625.0000 ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
M2061-13I627.3296LF ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
M2061-13I627.3296 ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36
相关代理商/技术参数
参数描述
M20-6150405 制造商:HARWIN 制造商全称:Harwin Plc 功能描述:PC104 PRESS-FIT CONNECTOR & SPACER (STACK THROUGH)
M20-6152005 功能描述:PC / 104 连接器 20P STACKTHROUGH PRESS FIT GOLD RoHS:否 制造商:Harwin 产品类型:Stackthrough 位置/触点数量:64 端接类型:Press Fit 外壳材料:Polyphenylene Sulfide (PPS) 触点材料:Phosphor Bronze 触点电镀:Gold
M20-6153205 功能描述:PC / 104 连接器 32P STACKTHROUGH PRESS FIT GOLD RoHS:否 制造商:Harwin 产品类型:Stackthrough 位置/触点数量:64 端接类型:Press Fit 外壳材料:Polyphenylene Sulfide (PPS) 触点材料:Phosphor Bronze 触点电镀:Gold
M20-6162005 功能描述:PC / 104 连接器 20P NON-STACKTHROUGH PRESS FIT GOLD RoHS:否 制造商:Harwin 产品类型:Stackthrough 位置/触点数量:64 端接类型:Press Fit 外壳材料:Polyphenylene Sulfide (PPS) 触点材料:Phosphor Bronze 触点电镀:Gold
M20-6163205 功能描述:PC / 104 连接器 32P NON-STACKTHROUGH PRESS FIT GOLD RoHS:否 制造商:Harwin 产品类型:Stackthrough 位置/触点数量:64 端接类型:Press Fit 外壳材料:Polyphenylene Sulfide (PPS) 触点材料:Phosphor Bronze 触点电镀:Gold