参数资料
型号: M30624MGP-XXXGP
元件分类: 微控制器/微处理器
英文描述: 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 57/104页
文件大小: 1313K
代理商: M30624MGP-XXXGP
5. Electrical Characteristics
Rev.2.41
Jan 10, 2006
Page 54 of 96
REJ03B0001-0241
VCC1=VCC2=5V
Switching Characteristics
(VCC1 = VCC2 = 5V, VSS = 0V, at Topr =
20 to 85°C / 40 to 85°C unless otherwise specified)
NOTES:
1.
Calculated according to the BCLK frequency as follows:
2.
Calculated according to the BCLK frequency as follows:
3.
This standard value shows the timing when the output is off, and
does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t =
CR X ln (1VOL / VCC2)
by a circuit of the right figure.
For example, when VOL = 0.2VCC2, C = 30pF, R = 1k
, hold time
of output ”L” level is
t =
30pF X 1k X In(10.2VCC2 / VCC2)
= 6.7ns.
Table 5.28
Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external
area access)
Symbol
Parameter
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address Output Delay Time
See
25
ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)
4
ns
th(RD-AD)
Address Output Hold Time (in relation to RD)
0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
ns
td(BCLK-CS)
Chip Select Output Delay Time
25
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)
4
ns
td(BCLK-ALE)
ALE Signal Output Delay Time
15
ns
th(BCLK-ALE)
ALE Signal Output Hold Time
-4
ns
td(BCLK-RD)
RD Signal Output Delay Time
25
ns
th(BCLK-RD)
RD Signal Output Hold Time
0
ns
td(BCLK-WR)
WR Signal Output Delay Time
25
ns
th(BCLK-WR)
WR Signal Output Hold Time
0
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)
40
ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK) (3)
4ns
td(DB-WR)
Data Output Delay Time (in relation to WR)
ns
th(WR-DB)
Data Output Hold Time (in relation to WR)(3)
ns
td(BCLK-HLDA)
HLDA Output Delay Time
40
ns
n0.5
()x10
9
fBCLK
()
------------------------------------
40 ns
[]
0.5x10
9
fBCLK
()
------------------------10 ns
[]
DBi
R
C
n is “1” for 1-wait setting, “2” for 2-wait setting
and “3” for 3-wait setting.
(BCLK) is 12.5MHz or less.
相关PDF资料
PDF描述
M37478E8SP 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP42
MC68HC908GR8AMDW 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PDSO28
MC9S12DG128CFU 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC9S12DJ128ECFU 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC9S12DJ128EVPV 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
相关代理商/技术参数
参数描述
M30624MG-XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
M30624MG-XXXGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
M30624MHP-XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30624MHP-XXXGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30624MWP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER