- 您现在的位置：买卖IC网 > PDF目录45027 > M34506M2-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO20 PDF资料下载
参数资料
| 型号： | M34506M2-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, MICROCONTROLLER, PDSO20 |
| 封装： | 5.30 X 12.60 MM, 1.27 MM PITCH, PLASTIC, SOP-20 |
| 文件页数： | 7/114页 |
| 文件大小： | 836K |
| 代理商： | M34506M2-XXXFP |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
4
4-15
EIT
32180 Group User’s Manual (Rev.1.0)
4.9 Interrupt Processing
4.9.1 Reset Interrupt (RI)
[OccurrenceConditions]
A reset interrupt is unconditionally accepted in any machine cycle by pulling the RESET# input signal low.
The reset interrupt is assigned the highest priority among all EITs.
[EIT Processing]
(1) Initializing SM, IE and C bits
The PSW register’s SM, IE and C bits are initialized as shown below.
SM
←
0
IE
←
0
C
←
0
For the reset interrupt, the values of SM, IE and C bits are undefined.
(2) Branching to the EIT vector entry
The CPU branches to the address H’0000 0000 in the user space. However, when operating in boot mode,
the CPU jumps to the boot program. For details, see Section 6.5, “Programming the Internal Flash Memory.”
(3) Jumping from the EIT vector entry to the user program
The CPU executes the instruction written by the user at the address H’0000 0000 of the EIT vector entry. In
the reset vector entry, be sure to initialize the PSW and SPI registers before jumping to the start address of
the user program.
4.9.2 System Break Interrupt (SBI)
System Break Interrupt (SBI) is an emergency interrupt which is used when power outage is detected or a fault
condition is notified by an external watchdog timer. The system break interrupt cannot be masked by the PSW
register IE bit.
Therefore, the system break interrupt can only be used when the system has some fatal event already existing in
it when the interrupt is detected. Also, this interrupt must be used on condition that after processing by the SBI
handler, control will not return to the program that was being executed when the system break interrupt occurred.
[OccurrenceConditions]
A system break interrupt is accepted by a falling edge on SBI# input pin. (The system break interrupt cannot
be masked by the PSW register IE bit.)
In no case will a system break interrupt be activated immediately after executing a 16-bit instruction that
starts from a word boundary. (For 16-bit branch instructions, however, the interrupt is accepted immediately
after branching.) Note also that because of the instruction processing-completed type, a system break
interrupt is accepted after the instruction is completed.
相关PDF资料 |
PDF描述 |
|---|---|
| M34507E4FP | 4-BIT, OTPROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M4-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34507M2-XXXFP | 4-BIT, MROM, MICROCONTROLLER, PDSO24 |
| M34509G4FP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M34506M4 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34506M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES |
| M34507E4FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34507M2-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES |
| M34507M4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。