参数资料
型号: M34570M8-XXXFP
元件分类: 微控制器/微处理器
英文描述: 4-BIT, MROM, MICROCONTROLLER, PDSO36
封装: 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-36
文件页数: 10/32页
文件大小: 319K
代理商: M34570M8-XXXFP
18
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
(1) External 0 interrupt request flag (EXF0)
External 0 interrupt request flag (EXF0) is set to “1” when a
valid waveform is input to P21/INT pin.
The valid waveforms causing the interrupt must be retained
at their level for 4 cycles or more of the system clock (Refer
to Figure 16).
The state of EXF0 flag can be examined with the skip
instruction (SNZ0). Use the interrupt control register V1 to
select the interrupt or the skip instruction. The EXF0 flag is
cleared to “0” when an interrupt occurs or when the next
instruction is skipped with the skip instruction.
The P21/INT pin need not be selected the external interrupt
input INT function or the normal input port P21 function.
However, the EXF0 flag is set to “1” when a valid waveform
is input to P21/INT pin even if it is used as an input port P21.
q External 0 interrupt activated condition
External 0 interrupt activated condition is satisfied when a
valid waveform is input to P21/INT pin.
The valid waveform can be selected from rising waveform or
falling waveform. An example of how to use the external 0
interrupt is as follows.
Select the valid waveform with the bit 2 of register I1.
Clear the EXF0 flag to “0” with the SNZ0 instruction.
Set the NOP instruction for the case when a skip is performed
with the SNZ0 instruction.
Set both the external 0 interrupt enable bit (V10) and the
INTE flag to “1.”
The external 0 interrupt is now enabled. Now when a valid
waveform is input to the P21/INT pin, the EXF0 flag is set to
“1” and the external 0 interrupt occurs.
(2) External interrupt control register
q Interrupt control register I1
Register I1 controls the valid waveform for the external 0
interrupt, the return level (valid level of wakeup signal) from
the RAM back-up and P21/INT pin function. Set the contents
of this register through register A with the TI1A instruction.
The TAI1 instruction can be used to transfer the contents of
register I1 to register A.
Table 8 External interrupt control register
Notes 1: “R” represents read enabled, and “W” represents write enabled.
2: Depending on the input state of P21/INT pin, the external interrupt request flag EXF0 may be set to “1” when the contents
of I12 is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZ0 instruction to clear the EXF0 flag after
executing at least one instruction.
I13
I12
I11
I10
Not used
Interrupt valid waveform for INT pin/return
level selection bit (Note 2)
Not used
0
1
0
1
0
1
0
1
This bit has no function, but read/write is enabled.
Falling waveform (“L” level of INT pin is recognized with the SNZI0
instruction)/“L” level
Rising waveform (“H” level of INT pin is recognized with the SNZI0
instruction)/“H” level
This bit has no function, but read/write is enabled.
Interrupt control register I1
R/W
at reset : 00002
at RAM back-up : state retained
相关PDF资料
PDF描述
M34570EDFP 4-BIT, OTPROM, MICROCONTROLLER, PDSO36
M34584EDFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42
M34584MD-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M35017-001FP 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
M35040-001FP 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
相关代理商/技术参数
参数描述
M34570MD 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34570MD-XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34570N4232FP 制造商:MITS 功能描述:New
M34571G4 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34571G4FP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER