- 您现在的位置：买卖IC网 > PDF目录383294 > M366S3253BTS (SAMSUNG SEMICONDUCTOR CO. LTD.) 32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD PDF资料下载
参数资料
| 型号： | M366S3253BTS |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| 中文描述： | 32Mx64 SDRAM的内存在32Mx8，4Banks，8K的刷新，3.3社民党基于同步DRAM |
| 文件页数： | 3/10页 |
| 文件大小： | 115K |
| 代理商： | M366S3253BTS |
PC133 Unbuffered DIMM
M366S3253BTS
REV. 0.1 July. 2000
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+t
SS
prior to valid command.
A0 ~ A12
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
WP
Write protection
WP pin is connected to V
SS
through 47K
Resistor.
When WP is "high", EEPROM Programming will be inhibited and the entire memory will
be write-protected.
Power and ground for the input buffers and the core logic.
V
DD
/V
SS
Power supply/ground
相关PDF资料 |
PDF描述 |
|---|---|
| M366S3253BTS-C75 | 32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-C1H | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-C1L | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3323DTS-C7A | 32Mx64 SDRAM DIMM based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M366S3253BTS-C75 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3253CTS | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3253CTS-C1H | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3253CTS-C1L | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
| M366S3253CTS-C7A | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs with SPD |
发布紧急采购，3分钟左右您将得到回复。