- 您现在的位置：买卖IC网 > PDF目录69012 > M37150EFFP 8-BIT, OTPROM, 8.95 MHz, MICROCONTROLLER, PDSO42 PDF资料下载
参数资料
| 型号： | M37150EFFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 8.95 MHz, MICROCONTROLLER, PDSO42 |
| 封装： | 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件页数： | 26/62页 |
| 文件大小： | 880K |
| 代理商： | M37150EFFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
29
MITSUBISHI MICROCOMPUTERS
M37702M2AXXXFP, M37702M2BXXXFP
M37702S1AFP, M37702S1BFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
CLOCK SYNCHRONOUS SERIAL
COMMUNICATION
A case where communication is performed between two clock syn-
chronous serial I/O ports as shown in Figure 38 will be described.
(The transmission side will be denoted by subscript j and the re-
ceiving side will be denoted by subscript k.)
Bit 0 of the UARTj transmit/receive mode register and UARTk
transmit/receive mode register must be set to “1” and bits 1 and 2
must be “0”. The length of the transmission data is fixed at 8 bits.
Bit 3 of the UARTj transmit/receive mode register of the clock
sending side is cleared to “0” to select the internal clock. Bit 3 of
the UARTk transmit/receive mode register of the clock receiving
side is set to “1” to select the external clock. Bits 4, 5 and 6 are ig-
nored in-clock synchronous mode. Bit 7 must always be “0”.
The clock source is selected by bit 0 (CS0) and bit 1 (CS1) of the
clock sending side UARTj transmit/receive control register 0. As
shown in Figure 33, the selected clock is divided by (n +1), then
by 2, passed through a transmission control circuit, and output as
transmission clock CLKj. Therefore, when the selected clock is fi,
Bit Rate = fi
/ {(n + 1) ! 2}
On the clock receiving side, the CS0 and CS1 bits of the UARTk
transmit/receive control register 0 are ignored because an external
clock is selected.
The bit 2 of the clock sending side UARTj transmit/receive control
____
register 0 is clear to “0” to select CTSj input. The bit 2 of the clock
_____
____
receiving side is set to “1” to select RTSk output. CTS, and RTS
signals are described later.
Transmission
Transmission is started when the bit 0 (TEj flag) of UARTj trans-
mit/receive control register 1 is “1”, bit 1 (Tlj flag) of one is “0”, and
____
CTSj input is “L”. As shown in Figure 39, data is output from TxDj
pin when transmission clock CLKj changes from “H” to “L”. The
data is output from the least significant bit.
The Tlj flag indicates whether the transmission buffer register is
empty or not. It is cleared to “0” when data is written in the trans-
mission buffer register and set to “1” when the contents of the
transmission buffer register is transferred to the transmission reg-
ister.
When the transmission register becomes empty after the contents
has been transmitted, data is transferred automatically from the
transmission buffer register to the transmission register if the next
transmission start condition is satisfied. If the bit 2 of UARTj trans-
____
mit/receive control register 0 is “1”, CTSj input is ignored and
transmission start is controlled only by the TEj flag and TIj flag.
____
Once transmission has started, the TEj flag, TIj flag, and CTSj sig-
nals are ignored until data transmission completes. Therefore,
____
transmission is not interrupt when CTSj input is changed to “H”
during transmission.
The transmission start condition indicated by TEj flag, TIj flag, and
____
CTSj is checked while the TENDj signal shown in Figure 39 is “H”.
Therefore, data can be transmitted continuously if the next trans-
mission data is written in the transmission buffer register and TIj
flag is cleared to “0” before the TENDj signal goes “H”.
The bit 3 (TxEPTYj flag) of UARTj transmit/receive control regis-
ter 0 changes to “1” at the next cycle after the TENDj signal goes
“H” and changes to “0” when transmission starts. Therefore, this
flag can be used to determine whether data transmission has
completed.
When the TIj flag changes from “0” to “1”, the interrupt request bit
in the UARTj transmission interrupt control register is set to “1”.
Receive
Receive starts when the bit 2 (REk flag) of UARTk transmit/receive
control register 1 is set to “1”.
_____
The RTSk output is “H” when the REk flag is “0” and goes “L” when
the REk flag changed to “1”. It goes back to “H” when receive
_____
starts. Therefore, the RTSk output can be used to determine
whether the receive register is ready to receive. It is ready when
_____
RTSk output is “L”.
The data from the RxDk pin is retrieved and the contents of the re-
ceive register is shifted by 1 bit each time the transmission clock
CLKj changes from “L” to “H”. When an 8-bit data is received, the
contents of the receive register is transferred to the receive buffer
register and the bit 3 (RIk flag) of UARTk transmit/receive control
register 1 is set to “1”. In other words, the setting of the RIk flag in-
dicates that the receive buffer register contains the received data.
_____
At this point, RTSj output goes “L” to indicate that the next data
can be received. When the RIk flag changes from “0” to “1”, the in-
terrupt request bit in the UARTk receive interrupt control register is
set to “1”. Bit 4 (OERk flag) of UARTk transmit/receive control reg-
ister is set to “1” when the next data is transferred from the receive
register to the receive buffer register while RIk flag is “1”, and indi-
cates that the next data was transferred to the receive register
before the contents of the receive buffer register was read.
RIk and OERk flags are cleared automatically to “0” when the low-
order byte of the receive buffer register is read. The OERk flag is
also cleared when the REk flag is cleared. Bit 5 (FERk flag), bit 6
(PERk flag), and bit 7 (SUMk flag) are ignored in clock synchro-
nous mode.
As shown in Figure 33, with clock synchronous serial communica-
tion, data cannot be received unless the transmitter is operating
because the receive clock is created from the transmission clock.
Therefore, the transmitter must be operating even when there is
no data to be sent from UARTk to UARTj.
相关PDF资料 |
PDF描述 |
|---|---|
| M37151M6-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
| M37151MC-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
| M37151M8-XXXFP | 8-BIT, MROM, 8.1 MHz, MICROCONTROLLER, PDSO42 |
| M37207EF-XXXSP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP64 |
| M37207EF-XXXFP | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37150M6 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37150M6-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37150M8 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37150M8-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37150MA | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。