- 您现在的位置：买卖IC网 > PDF目录132990 > M38027M8DXXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | M38027M8DXXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64 |
| 文件页数： | 44/54页 |
| 文件大小： | 590K |
| 代理商： | M38027M8DXXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
MITSUBISHI MICROCOMPUTERS
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
3802 Group
46
Note 1: The RESETOUT output goes “H” in sync with the rise of the
φ clock that is anywhere between about 8 cycle and 13 cycles after
the RESET input goes “H”.
TIMING REQUIREMENTS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE
(Extended operating temperature version)
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –40 to 85
°C, unless otherwise noted)
Before
φ ONW input set up time
After
φ ONW input hold time
Before
φ data bus set up time
After
φ data bus hold time
Before RD ONW input set up time
Before WR ONW input set up time
After RD ONW input hold time
After WR ONW input hold time
Before RD data bus set up time
After RD data bus hold time
tsu(ONW–
φ)
th(
φ–ONW)
tsu(DB–
φ)
th(
φ–DB)
tsu(ONW–RD)
tsu(ONW–WR)
th(RD–ONW)
th(WR–ONW)
tsu(DB–RD)
th(RD–DB)
Symbol
Parameter
Limits
Min.
ns
Unit
–20
60
0
–20
65
0
Typ.
Max.
φ clock cycle time
φ clock “H” pulse width
φ clock “L” pulse width
After
φ AD15–AD8 delay time
After
φ AD15–AD8 valid time
After
φ AD7–AD0 delay time
After
φ AD7–AD0 valid time
SYNC delay time
SYNC valid time
RD and WR delay time
RD and WR valid time
After
φ data bus delay time
After
φ data bus valid time
RD pulse width, WR pulse width
(when one wait is valid)
40
45
20
10
70
Symbol
Parameter
Min.
ns
Unit
tc(XIN)–10
6
3
15
2!tc(XIN)
20
10
25
10
20
10
5
20
Typ.
Max.
tc(
φ)
twH(
φ)
twL(
φ)
td(
φ–AH)
tv(
φ–AH)
td(
φ–AL)
tv(
φ–AL)
td(
φ–SYNC)
tv(
φ–SYNC)
td(
φ–WR)
tv(
φ–WR)
td(
φ–DB)
tv(
φ–DB)
twL(RD)
twL(WR)
td(AH–RD)
td(AH–WR)
td(AL–RD)
td(AL–WR)
tv(RD–AH)
tv(WR–AH)
tv(RD–AL)
tv(WR–AL)
td(WR–DB)
tv(WR–DB)
td(RESET–RESETOUT)
tv(
φ–RESET)
Test conditions
Fig. 36
SWITCHING CHARACTERISTICS IN MEMORY EXPANSION MODE AND MICROPROCESSOR MODE
(Extended operating temperature version)
Fig. 36
Circuit for measuring output switching
characteristics
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –40 to 85
°C, unless otherwise noted)
After AD15–AD8 RD delay time
After AD15–AD8 WR delay time
After AD7–AD0 RD delay time
After AD7–AD0 WR delay time
After RD AD15–AD8 valid time
After WR AD15–AD8 valid time
After RD AD7–AD0 valid time
After WR AD7–AD0 valid time
After WR data bus delay time
After WR data bus valid time
RESETOUT output delay time
RESETOUT output valid time (Note 1)
tc(XIN)–10
3tc(XIN)–10
tc(XIN)–35
tc(XIN)–40
0
10
0
tc(XIN)–15
tc(XIN)–20
5
15
65
200
ns
Measurement output pin
100pF
CMOS output
Limits
相关PDF资料 |
PDF描述 |
|---|---|
| MB90549GPMC | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90347CESPMC | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| MB90348ESPMC | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| MB90F343ESPMC | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100 |
| MB90F423GCPMC | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M3802-BLACK-100 | 制造商:Alpha Wire 功能描述: |
| M3803 BK005 | 制造商:Alpha Wire 功能描述:CBL 5COND 18AWG BLK 100' |
| M38037M5H-175HP#U0 | 制造商:Renesas Electronics Corporation 功能描述:8BIT CISC - Trays |
| M38037M8108F | 制造商:Panasonic Industrial Company 功能描述:IC |
| M38037M8H-194HP#U0 | 制造商:Renesas Electronics Corporation 功能描述:8BIT CISC - Trays |
发布紧急采购，3分钟左右您将得到回复。