- 您现在的位置：买卖IC网 > PDF目录80468 > M38039MC-XXXFP 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | M38039MC-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64 |
| 文件页数： | 107/136页 |
| 文件大小： | 2007K |
| 代理商： | M38039MC-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页当前第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
72
3803/3804 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Table 11 Set values of I2C clock control register and SCL
frequency
Fig. 66 Structure of I2C clock control register
SCL frequency
(at
φ = 4 MHz, unit : kHz) (Note 1)
Setting value of
CCR4–CCR0
Standard clock
mode
Setting disabled
High-speed clock
mode
CCR4
0
1
CCR3
0
1
CCR2
0
1
CCR1
0
1
0
1
0
1
CCR0
0
1
0
1
0
1
0
1
0
1
…
Setting disabled
34.5
33.3
32.3
100
83.3
333
250
400 (Note 3)
166
– (Note 2)
[I2C Clock Control Register (S2)] 001516
The I2C clock control register (S2: address 001516) is used to set
ACK control, SCL mode and SCL frequency.
Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)
These bits control the SCL frequency. Refer to Table 11.
Bit 5: SCL mode specification bit (FAST MODE)
This bit specifies the SCL mode. When this bit is set to “0,” the
standard clock mode is selected. When the bit is set to “1,” the
high-speed clock mode is selected.
When connecting the bus of the high-speed mode I2C bus stan-
dard (maximum 400 kbits/s), use 8 MHz or more oscillation
frequency f(XIN) in the high-speed mode (2 division clock).
Bit 6: ACK bit (ACK BIT)
This bit sets the SDA status when an ACK clock is generated.
When this bit is set to “0,” the ACK return mode is selected and
SDA goes to “L” at the occurrence of an ACK clock. When the bit
is set to “1,” the ACK non-return mode is selected. The SDA is
held in the “H” status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in
the reception of address data at ACK BIT = “0,” the SDA is auto-
matically made “L” (ACK is returned). If there is a disagreement
between the slave address and the address data, the SDA is auto-
matically made “H” (ACK is not returned).
ACK clock: Clock for acknowledgment
Bit 7: ACK clock bit (ACK)
This bit specifies the mode of acknowledgment which is an ac-
knowledgment response of data transfer. When this bit is set to
“0,” the no ACK clock mode is selected. In this case, no ACK clock
occurs after data transmission. When the bit is set to “1,” the ACK
clock mode is selected and the master generates an ACK clock
each completion of each 1-byte data transfer. The device for
transmitting address data and control data releases the SDA at
the occurrence of an ACK clock (makes SDA “H”) and receives the
ACK bit generated by the data receiving device.
Note: Do not write data into the I2C clock control register during transfer. If
data is written during transfer, the I2C clock generator is reset, so
that data cannot be transferred normally.
500/CCR value
(Note 3)
1000/CCR value
(Note 3)
17.2
16.6
16.1
Notes 1: Duty of SCL output is 50 %. The duty becomes 35 to 45 % only
when the high-speed clock mode is selected and CCR value = 5
(400 kHz, at
φ = 4 MHz). “H” duration of the clock fluctuates from
–4 to +2 machine cycles in the standard clock mode, and fluctu-
ates from –2 to +2 machine cycles in the high-speed clock mode.
In the case of negative fluctuation, the frequency does not in-
crease because “L” duration is extended instead of “H” duration
reduction.
These are values when SCL synchronization by the synchronous
function is not performed. CCR value is the decimal notation
value of the SCL frequency control bits CCR4 to CCR0.
2: Each value of SCL frequency exceeds the limit at
φ = 4 MHz or
more. When using these setting value, use
φ of 4 MHz or less.
3: The data formula of SCL frequency is described below:
φ/(8 CCR value) Standard clock mode
φ/(4 CCR value) High-speed clock mode (CCR value ≠ 5)
φ/(2 CCR value) High-speed clock mode (CCR value = 5)
Do not set 0 to 2 as CCR value regardless of
φ frequency.
Set 100 kHz (max.) in the standard clock mode and 400 kHz
(max.) in the high-speed clock mode to the SCL frequency by
setting the SCL frequency control bits CCR4 to CCR0.
ACK
BIT
FAST
MODE
CCR4CCR3 CCR2CCR1CCR0
I2C clock control register
(S2 : address 001516)
b7b0
SCL frequency control bits
Refer to Table 11.
SCL mode specification bit
0 : Standard clock mode
1 : High-speed clock mode
ACK bit
0 : ACK is returned.
1 : ACK is not returned.
ACK clock bit
0 : No ACK clock
1 : ACK clock
相关PDF资料 |
PDF描述 |
|---|---|
| M38039MC-XXXHP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| MSU2052C40-YYYU | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC705C8AFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705CJ4FB | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| MSM6542-02MS-K | 0 TIMER(S), REAL TIME CLOCK, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38049FFFP#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
| M38049FFLHP#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
| M38049RLSS | 功能描述:DEV EMULATOR CHIP RAM 2KB 64SDIP RoHS:否 类别:编程器，开发系统 >> 内电路编程器、仿真器以及调试器 系列:- 产品变化通告:Development Systems Discontinuation 19/Jul/2010 标准包装:1 系列:* 类型:* 适用于相关产品:* 所含物品:* |
| M3806 | 功能描述:电缆固定件和配件 LTSCG 625 BLACK RoHS:否 制造商:Heyco 类型:Cable Grips, Liquid Tight 材料:Nylon 颜色:Black 安装方法:Cable 最大光束直径:11.4 mm 抗拉强度: |
| M3806 BK001 | 制造商:Alpha Wire Company 功能描述:CBL 8COND 18AWG BLK 1000' |
发布紧急采购，3分钟左右您将得到回复。