参数资料
型号: M38513M4-XXXFP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO42
封装: 0.450 INCH, PLASTIC, SSOP-42
文件页数: 74/91页
文件大小: 1295K
代理商: M38513M4-XXXFP
76
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3851 Group
(Built-in 24 KB or more ROM)
NOTES ON PROGRAMMING
Processor Status Register
The contents of the processor status register (PS) after a reset are
undefined, except for the interrupt disable flag (I) which is “1.” Af-
ter a reset, initialize flags which affect program execution. In
particular, it is essential to initialize the index X mode (T) and the
decimal mode (D) flags because of their effect on calculations.
Interrupts
The contents of the interrupt request bits do not change immedi-
ately after they have been written. After writing to an interrupt
request register, execute at least one instruction before perform-
ing a BBC or BBS instruction.
Decimal Calculations
To calculate in decimal notation, set the decimal mode flag (D)
to “1”, then execute an ADC or SBC instruction. After executing
an ADC or SBC instruction, execute at least one instruction be-
fore executing a SEC, CLC, or CLD instruction.
In decimal mode, the values of the negative (N), overflow (V),
and zero (Z) flags are invalid.
Timers
If a value n (between 0 and 255) is written to a timer latch, the fre-
quency division ratio is 1/(n+1).
Multiplication and Division Instructions
The index X mode (T) and the decimal mode (D) flags do not af-
fect the MUL and DIV instruction.
The execution of these instructions does not change the con-
tents of the processor status register.
Ports
The contents of the port direction registers cannot be read. The
following cannot be used:
The data transfer instruction (LDA, etc.)
The operation instruction when the index X mode flag (T) is “1”
The addressing mode which uses the value of a direction regis-
ter as an index
The bit-test instruction (BBC or BBS, etc.) to a direction register
The read-modify-write instructions (ROR, CLB, or SEB, etc.) to
a direction register.
Use instructions such as LDM and STA, etc., to set the port direc-
tion registers.
Serial I/O
In serial I/O1 (clock synchronous mode), if the receive side is us-
ing an external clock and it is to output the SRDY1 signal, set the
transmit enable bit, the receive enable bit, and the SRDY1 output
enable bit to “1.”
Serial I/O1 continues to output the final bit from the TXD pin after
transmission is completed.
SOUT2 pin for serial I/O2 goes to high impedance after transmis-
sion is completed.
When an external clock is used as synchronous clock in serial
I/O1 or serial I/O2, write transmission data to the transmit buffer
register or serial I/O2 register while the transfer clock is “H.”
A-D Converter
The comparator uses capacitive coupling amplifier whose charge
will be lost if the clock frequency is too low.
Therefore, make sure that f(XIN) in the middle/high-speed mode is
at least on 500 kHz during an A-D conversion.
Do not execute the STP instruction during an A-D conversion.
Instruction Execution Time
The instruction execution time is obtained by multiplying the fre-
quency of the internal clock
φ by the number of cycles needed to
execute an instruction.
The number of cycles required to execute an instruction is shown
in the list of machine instructions.
The frequency of the internal clock
φ is half of the XIN frequency in
high-speed mode.
NOTES ON USAGE
Differences between 3851 group (built-in 16
KB ROM) and 3851 group (built-in 24 KB or
more ROM)
(1) The absolute maximum ratings of 3851 group (built-in 24 KB or
more ROM) is smaller than that of 3851 group (built-in 16 KB
ROM).
Power source voltage Vcc = –0.3 to 6.5 V
CNVss input voltage
VI = –0.3 to Vcc +0.3 V (M38514M6, M38517M8)
VI = –0.3 to 6.5 V (M38517F8)
(2) The oscillation circuit constants of XIN-XOUT, XCIN-XCOUT may
be some differences between 3851 group (built-in 16 KB
ROM) and 3851 group (built-in 24 KB or more ROM).
(3) Do not write any data to the reserved area and the reserved
bit. (Do not change the contents after rest.)
(4) Fix bit 3 of the CPU mode register to “1”.
(5) Be sure to perform the termination of unused pins.
Handling of Source Pins
In order to avoid a latch-up occurrence, connect a capacitor suit-
able for high frequencies as bypass capacitor between power
source pin (VCC pin) and GND pin (VSS pin) and between power
source pin (VCC pin) and analog power source input pin (AVSS
pin). Besides, connect the capacitor to as close as possible. For
bypass capacitor which should not be located too far from the pins
to be connected, a ceramic capacitor of 0.01
F–0.1F is recom-
mended.
EPROM Version/One Time PROM Version/
Flash Memory Version
The CNVss pin is connected to the internal memory circuit block
by a low-ohmic resistance, since it has the multiplexed function to
be a programmable power source pin (VPP pin) as well.
To improve the noise reduction, connect a track between CNVss
pin and Vss pin or Vcc pin with 1 to 10 k
resistance.
The mask ROM version track of CNVss pin has no operational in-
terference even if it is connected to Vss pin or Vcc pin via a
resistor.
相关PDF资料
PDF描述
M30620SFP 16-BIT, 16 MHz, MICROCONTROLLER, PQFP100
MSU2051C16-YYYJ 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
MC68LK332GCFC16 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP132
ML9203-XXGA 16 X 35 DOTS FLUORESCENT DSPL CTRL, PQFP100
M8813F2Y-15T1T 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52
相关代理商/技术参数
参数描述
M38514E6FP 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube
M38514E6SP 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube
M38517T-ADS 功能描述:DEV TMP TRGT BRD FOR M38517RSS & RoHS:否 类别:编程器,开发系统 >> 配件 系列:- 标准包装:1 系列:- 附件类型:适配器板 适用于相关产品:RCB230,RCB231,RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE
M38517T-PAC 功能描述:DEV SIMPLE TOOL EMULATOR FOR M38 RoHS:否 类别:编程器,开发系统 >> 内电路编程器、仿真器以及调试器 系列:- 产品变化通告:Development Systems Discontinuation 19/Jul/2010 标准包装:1 系列:* 类型:* 适用于相关产品:* 所含物品:*
M3852 BK001 制造商:Alpha Wire 功能描述:CBL 8COND 14AWG BLK 1000'