- 您现在的位置：买卖IC网 > PDF目录359064 > M48T08SH (意法半导体) 64 Kbit 8Kb x 8 TIMEKEEPER SRAM PDF资料下载
参数资料
| 型号： | M48T08SH |
| 厂商： | 意法半导体 |
| 英文描述： | 64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
| 中文描述： | 64千位的8kB × 8计时器的SRAM |
| 文件页数： | 13/27页 |
| 文件大小： | 398K |
| 代理商： | M48T08SH |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
13/27
M48T08, M48T08Y, M48T18
CLOCK OPERATIONS
Reading the Clock
Updates to the TIMEKEEPER
registers should
be halted before clock data is read to prevent
reading data in transition. The BiPORT TIME-
KEEPER cells in the RAM array are only data reg-
isters and not the actual clock counters, so
updating the registers can be halted without dis-
turbing the clock itself.
Updating is halted when a '1' is written to the
READ Bit, the seventh bit in the control register.
As long as a '1' remains in that position, updating
is halted. After a halt is issued, the registers reflect
the count; that is, the day, date, and the time that
were current at the moment the halt command was
issued.
All of the TIMEKEEPER registers are updated si-
multaneously. A halt will not interrupt an update in
progress. Updating is within a second after the bit
is reset to a '0.'
Setting the Clock
The eighth bit of the control register is the WRITE
Bit. Setting the WRITE Bit to a '1,' like the READ
Bit, halts updates to the TIMEKEEPER registers.
The user can then load them with the correct day,
date, and time data in 24 hour BCD format (on Ta-
ble
5
). Resetting the WRITE Bit to a '0' then trans-
fers the values of all time registers (1FF9h-1FFFh)
to the actual TIMEKEEPER counters and allows
normal operation to resume. The FT Bit and the
bits marked as '0' in Table
5
must be written to '0'
to allow for normal TIMEKEEPER and RAM oper-
ation.
See the Application Note AN923, “TIMEKEEPER
Rolling Into the 21
st
Century” for information on
Century Rollover.
Table 5. Register Map
Keys: S = SIGN Bit
FT = FREQUENCY TEST Bit (Set to '0' for normal clock operation)
R = READ Bit
W = WRITE Bit
ST = STOP Bit
0 = Must be set to '0'
Address
Data
Function/Range
BCD Format
D7
D6
D5
D4
D3
D2
D1
D0
1FFFh
10 Years
Year
Year
00-99
1FFEh
0
0
0
10 M
Month
Month
01-12
1FFDh
0
0
10 Date
Date
Date
01-31
1FFCh
0
FT
0
0
0
Day
Day
01-07
1FFBh
0
0
10 Hours
Hours
Hours
00-23
1FFAh
0
10 Minutes
Minutes
Minutes
00-59
1FF9h
ST
10 Seconds
Seconds
Seconds
00-59
1FF8h
W
R
S
Calibration
Control
相关PDF资料 |
PDF描述 |
|---|---|
| M48T08-100MH1 | High Q MLC; Capacitor Type:High Q; Capacitance:6.8pF; Capacitance Tolerance:+/- 0.25pF; Voltage Rating:3000VDC; Capacitor Dielectric Material:Multilayer Ceramic; Termination:SMD; Dielectric Characteristic:C0G/NP0; Series:HQCC RoHS Compliant: Yes |
| M48T08-150MH1 | 64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
| M48T129YSH | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:Solid; Jacket Color:Brown; Approval Bodies:UL, CSA; Approval Categories:UL AWM Style 1061; CSA AWM; Conductor Material:Copper; Conductor Plating:Tin RoHS Compliant: Yes |
| M48T129Y-85CS1 | 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
| M48T129Y-85PM1 | 3.3V-5V 1 Mbit 128Kb x8 TIMEKEEPER SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M48T08Y | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5V, 64Kbit (8 Kb x 8) TIMEKEEPER㈢ SRAM |
| M48T08Y-100MH1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
| M48T08Y-100MH1E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
| M48T08Y-100MH1F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
| M48T08Y-100MH1TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x 8 TIMEKEEPER SRAM |
发布紧急采购，3分钟左右您将得到回复。