- 您现在的位置：买卖IC网 > PDF目录180224 > M5-384/160-15YC (LATTICE SEMICONDUCTOR CORP) Fifth Generation MACH Architecture PDF资料下载
参数资料
| 型号： | M5-384/160-15YC |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | Fifth Generation MACH Architecture |
| 中文描述： | EE PLD, 15 ns, PQFP208 |
| 封装： | PLASTIC, QFP-208 |
| 文件页数： | 42/42页 |
| 文件大小： | 938K |
| 代理商： | M5-384/160-15YC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页
MACH 5 Family
9
MACH 5 TIMING MODEL
The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5
device, and at the same time, be easy to understand. This model accurately describes all
combinatorial and registered paths through the device, making a distinction between
internal
feedback and external feedback. A signal uses internal feedback when it is fed back into the switch
matrix or block without having to go through the output buffer. The input register specications
are also reported as internal feedback. When a signal is fed back into the switch matrix after having
gone through the output buffer, it is using external feedback.
The parameter, tBUF, is dened as the time it takes to go through the output buffer to the I/O pad.
If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is
followed by an “i”. By adding tBUF to this internal parameter, the external parameter is derived.
For example, tPD = tPDi + tBUF. A diagram representing the modularized MACH 5 timing model is
shown in Figure 7. Refer to the Technical Note entitled MACH 5 Timing and High Speed Design
for a more detailed discussion about the timing parameters.
INPUT REG/
INPUT LATCH
tSIR (S/A)
tHIR (S/A)
tSIL
tHIL
tSRR
tCES
tCEH
tCO (S/A) i
tPDILi
tGOAi
tSRi
tBLK
tSEG
CE
SR
(External Feedback)
(Internal Feedback)
Q
tS (S/A)
tH (S/A)
tSAL
tHAL
tSRR
tCES
tCEH
tPDi
tCO (S/A) i
tPDLi
tGOAi
tSRi
COMB/DFF/
LATCH
CE
SR
tPL1
tPL2
tPL3
IN
OUT
tPT
tEA
tER
tBUF
tSLW
PIN CLK
Q
20446G-014
Figure 7. MACH 5 Timing Model
相关PDF资料 |
PDF描述 |
|---|---|
| M5-384/160-15YI | Fifth Generation MACH Architecture |
| M5-384/160-20YI | Fifth Generation MACH Architecture |
| M5-384/160-6YC | Fifth Generation MACH Architecture |
| M5-384/160-7YC | Fifth Generation MACH Architecture |
| M5-384/160-7YI | Fifth Generation MACH Architecture |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5386 | 制造商:Tamura Corporation of America 功能描述: |
| M-538CT | 制造商:NEC 制造商全称:NEC 功能描述:DC Line Fileters |
| M539 | 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Drivers for GaAs FET MMIC Switches and Digital Attenuators |
| M5390 NC001 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 1000' |
| M5390 NC002 | 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 500' |
发布紧急采购，3分钟左右您将得到回复。