- 您现在的位置：买卖IC网 > PDF目录359091 > M68AW512DL70ZB1T (意法半导体) 8 Mbit 512K x16 3.0V Asynchronous SRAM PDF资料下载
参数资料
| 型号： | M68AW512DL70ZB1T |
| 厂商： | 意法半导体 |
| 英文描述： | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
| 中文描述： | 8兆位为512k x16 3.0V异步SRAM |
| 文件页数： | 15/19页 |
| 文件大小： | 296K |
| 代理商： | M68AW512DL70ZB1T |
15/19
M68AW512M
Figure 13. Low V
CC
Data Retention AC Waveforms
Table 9. Low V
CC
Data Retention Characteristics
Symbol
Parameter
Note: 1. All other Inputs at V
IH
≥
V
CC
–0.2V or V
IL
≤
0.2V.
2. Tested initially and after any design or process changes that may affect these parameters. t
AVAV
is Read cycle time.
3. No input may exceed V
CC
+0.2V.
Test Condition
Min
Typ
Max
Unit
I
CCDR (1)
Supply Current (Data Retention)
V
CC
= 1.5V, E
≥
V
CC
–0.2V or
UB = LB
≥
V
CC
–0.2V, f = 0
(3)
5
10
μA
t
CDR (1,2)
Chip Deselected to Data
Retention Time
0
ns
t
R (2)
Operation Recovery Time
t
AVAV
ns
V
DR (1)
Supply Voltage (Data Retention)
E
≥
V
CC
–0.2V or
UB = LB
≥
V
CC
–0.2V, f = 0
1.5
V
AI05805
DATA RETENTION MODE
tR
3.6V
tCDR
VCC 2.7V
VDR > 1.5V
E or UB/LB
E
≥
VDR – 0.2V or UB = LB
≥
VDR – 0.2V
相关PDF资料 |
PDF描述 |
|---|---|
| M68AW512DL70ZB6T | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN55ZB1T | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN55ZB6T | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN70ZB1T | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN70ZB6T | 8 Mbit 512K x16 3.0V Asynchronous SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68AW512DL70ZB6T | 制造商:STMicroelectronics 功能描述: |
| M68AW512DN55ZB1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN55ZB6 | 制造商:STMicroelectronics 功能描述: |
| M68AW512DN55ZB6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit 512K x16 3.0V Asynchronous SRAM |
| M68AW512DN70ZB1T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8 Mbit 512K x16 3.0V Asynchronous SRAM |
发布紧急采购，3分钟左右您将得到回复。