- 您现在的位置：买卖IC网 > PDF目录45052 > M8803F3Y-90T1T (STMICROELECTRONICS) 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 PDF资料下载
参数资料
| 型号： | M8803F3Y-90T1T |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| 封装： | PLASTIC, QFP-52 |
| 文件页数： | 4/85页 |
| 文件大小： | 601K |
| 代理商： | M8803F3Y-90T1T |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
M88 FAMILY
12/85
in CSIOP space. The following section gives a
more detailed description.
M88 FAMILY FUNCTIONAL BLOCKS
As shown in Figure 3, the M88x3Fxx FLASH+PSD
consists of six major types of functional blocks:
t Memory Blocks
t PLD Blocks
t Bus Interface
t I/O Ports
t Power Management Unit
t JTAG Interface
The functions of each block are described in the
following sections. Many of the blocks perform
multiple functions, and are user configurable.
Memory Blocks
The M88x3Fxx FLASH+PSD has the following
memory blocks:
– The main Flash memory
– Optional secondary EEPROM or Flash boot
memory
– Optional SRAM.
The memory select signals for these blocks
originate from the Decode PLD (DPLD) and are
user-defined in PSDsoft.
Table 10 summarizes which versions of the
M88x3Fxx FLASH+PSD contain which memory
blocks.
Main Flash and Optional Secondary EEPROM
or Flash Boot Memory Descriptio n
The 1 Mbit main Flash memory block is divided
evenly into eight 16 KByte sectors. The optional
EEPROM or Flash Boot memory is divided into
four sectors of 8 KBytes each. Each sector of
either memory can be separately protected from
program and erase operations.
Flash memory may be erased on a sector-by-
sector basis and programmed byte-by-byte. Flash
sector erasure may be suspended while data is
read from other sectors of memory and then
resumed after reading.
EEPROM may be programmed byte-by-byte or
sector-by-sector, and erasing is automatic and
transparent. The integrity of the data can be
secured with the help of Software Data Protection
(SDP). Any write operation to the EEPROM is
inhibited during the first five milliseconds following
power-up.
During a program or erase of Flash, or during a
write of the EEPROM, the status can be output on
the Ready/Busy pin of Port C3. This pin is set up
using PSDsoft Configuration.
Memory Block Selects
The decode PLD in the M88x3Fxx FLASH+PSD
generates the chip selects for all the internal
memory blocks (refer to the section entitled
“Decode PLD (DPLD)”, on page 25). Each of the
eight Flash memory sectors have a Flash Select
signal (FS0-FS7) which can contain up to three
product terms. Each of the optional four EEPROM
or Flash Boot memory sectors have a Select
signal (EES0-3 or CSBOOT0-3) which can contain
up to three product terms. Having three product
terms for each sector select signal allows a given
sector to be mapped in different areas of system
memory. When using a microcontroller with
separate Program and Data space, these flexible
select signals
allow dynamic re-mapping of
sectors from one space to the other.
The Ready/Busy Pin (PC3)
Pin PC3 can be used to output the Ready/Busy
status of the M88x3Fxx FLASH+PSD. The output
on the pin will be a ‘0’ (Busy) when Flash or
EEPROM memory blocks are being written to, or
when the Flash memory block is being erased.
The output will be a ‘1’ (Ready) when no write or
erase operation is in progress.
Memory Operation
The main Flash and optional EEPROM or Flash
Boot
memories are
addressed
through
the
microcontroller
interface
on
the
M88x3Fxx
FLASH+PSD device. The microcontroller can
access these memories in one of two ways:
t The microcontroller can execute a typical bus
write or read operation just as it would if
accessing a RAM or ROM device using standard
bus cycles.
t The microcontroller can execute a specific
instruction that consists of several write and read
operations. This involves writing specific data
patterns to special addresses within the Flash or
EEPROM to invoke an embedded algorithm.
These instructions are summarized in Table 11.
Typically, Flash memory can be read by the
microcontroller using read operations, just as it
Table 10. Memory Blocks
Device
128
KByte
Main
Flash
32 KByte
EEPROM
32 KByte
Boot
Flash
2 KByte
SRAM
M8813F1x
Yes
No
Yes
M8803F2x
Yes
No
Yes
No
M8813F2x
Yes
No
Yes
M8803F3x
Yes
No
M8813F3x
Yes
No
Yes
相关PDF资料 |
PDF描述 |
|---|---|
| M8803F2W-15T1T | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| M8813F2W-15K1 | 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| M8813F3W-15T1 | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| M8803F2Y-90T1 | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| M8803F3Y-90T1 | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M8805/100-007 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-007 |
| M8805/100-009 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-009 |
| M8805/100-010 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-010 |
| M8805/100-015 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-015 |
| M8805/100-016 | 制造商:OTTO Engineering Inc 功能描述:M8805/100-016 |
发布紧急采购，3分钟左右您将得到回复。