- 您现在的位置：买卖IC网 > PDF目录383307 > MA31751 (Dynex Semiconductor Ltd.) Memory Management & Block Protection Unit PDF资料下载
参数资料
| 型号： | MA31751 |
| 厂商： | Dynex Semiconductor Ltd. |
| 英文描述： | Memory Management & Block Protection Unit |
| 中文描述： | 内存管理 |
| 文件页数： | 6/17页 |
| 文件大小： | 160K |
| 代理商： | MA31751 |
MA31751
6/17
4.1 SIGNAL DEFINITIONS
Pin Name
Function
Description
A00-A15
Processor Address Bus
An active-high address bus for addresses and XIO commands. A15 is the
LSB.
Data bus used to transfer data to and from the MMU/BPU. D15 is the LSB and
D16 is the parity bit.
If the MMU is selected (using CSN) then EA0-EA10 provides the system
extended address. EA3-EA10 should be combined with A4-A15 from the
processor to give the full 20 bit 1750A system address bus and EA0-EA10
with A4-A15 gives a 23 bit 1750B system address bus. (See Fig 4).During XIO
transfers, EA7-10 mimic A0-A3 to present the full processor address to the
system. When the MMU is not selected, EA0-EA10 become inputs to allow the
BPU to protect the appropriate section of extended memory.
D00-D16
System Data Bus
EA00-EA10
Extended Address Bus
ASIN
Address Strobe In
The rising edge of this active-high signal generated by the CPU or DMA
controller, indicates that a valid address is present on the MA31750.
The rising edge of this active-low signal generated by the CPU or DMA
controller, indicates that valid data is present on D00-D16 of the MA31750.
The rising edge of this active-high signal indicates that a valid and stable
extended address is available from the MA31751. This pin becomes an input
when no MMU is selected and should be driven from the system address
strobe. During XIO cycles, EAS follows ASIN.
This input is used to select between normal operation and command transfer
(XIO) mode. A high indicates memory whilst a low indicates IO. This signal is
provided by the CPU or the DMA controller.
This input indicates the direction of data transfer on the data bus. A high level
indicates that the processor is reading the bus whilst a low level indicates that
the processor is driving the bus. The input is driven by the CPU or the DMA
controller.
Operand / Instruction Select This input indicates the type of data on the data bus. A high indicates operand
data whilst a low indicates the presence of instruction data. The signal is
provided by the CPU or the DMA controller.
DSN
Data Strobe
EAS
Extended Address Strobe
MION
Memory / IO Select
RDWN
Read / Write Select
OIN
AS0-AS3
Address State
This bus comes from the DMA controller during DMA accesses. It is used by
the MMU as part of the page selection operation. (During CPU operation, this
information is read from the MMU’s copy of the CPU status word). If no MMU
function is required, these inputs should be tied to ground.
This bus comes from the DMA controller during DMA accesses. It is used by
the MMU to provide lock and key protection on page accesses. (During CPU
operation, this information is read from the MMU’s copy of the CPU status
word.) If no MMU function is required, these inputs should be tied to ground.
PS0-PS3
Processor State
SYSTEM BUSSES
BUS CONTROL
EXTENDED MEMORY CONTROL
Figure 6: Pin Description Table
相关PDF资料 |
PDF描述 |
|---|---|
| MA31753 | DMA Controller (DMAC) For An MA31750 System |
| MA31755 | 16-Bit Feedthrough Error Detection & Correction Unit EDAC |
| MA3690 | 1553B Bus Controller/Remote Terminal |
| MA3691 | 1553B Bus Controller/Remote Terminal |
| MA3693 | 1553B Bus Controller/Remote Terminal |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MA31753 | 制造商:DYNEX 制造商全称:Dynex Semiconductor 功能描述:DMA Controller (DMAC) For An MA31750 System |
| MA31755 | 制造商:DYNEX 制造商全称:Dynex Semiconductor 功能描述:16-Bit Feedthrough Error Detection & Correction Unit EDAC |
| MA318 | 功能描述:CPU与芯片冷却器 INTEL P111 FC-PGA RoHS:否 制造商:ADLINK Technology 尺寸: 电压额定值: 功率额定值: 速度: 气流: 系列: |
| MA3180 | 制造商:PANASONIC 制造商全称:Panasonic Semiconductor 功能描述:Silicon planar type |
| MA3180-H | 制造商:PANASONIC 制造商全称:Panasonic Semiconductor 功能描述:Silicon planar type |
发布紧急采购，3分钟左右您将得到回复。