- 您现在的位置：买卖IC网 > PDF目录383307 > MA31753 (Dynex Semiconductor Ltd.) DMA Controller (DMAC) For An MA31750 System PDF资料下载
参数资料
| 型号： | MA31753 |
| 厂商： | Dynex Semiconductor Ltd. |
| 英文描述： | DMA Controller (DMAC) For An MA31750 System |
| 中文描述： | DMA控制器（DMAC）对于MA31750系统 |
| 文件页数： | 1/30页 |
| 文件大小： | 243K |
| 代理商： | MA31753 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
MA31753
1/30
AS[0:3]
PS[0:3]
PB[0:3]
D[0:16]
A[0:15]
CSN
CLK
RESETN
DSN
AS
MION
OIN
RDWN
RDN
WRN
RDYN
GRANTN
REQN
LOCKN
DMAKN
DREQN[0:3]
DACKN[0:3]
DMAE
SEC/FIRSTN
DONEN
AKRDN
AKWRN
EXADEN
PEN
MPROEN
INTRN
REQINN
GEINN
GEOUTN
DPARN
DTON
VDD
VSS
MA31753
DMAC
The MA31753 Direct Memory Access Controller (DMAC) is
a peripheral interface circuit design primarily for use with the
MA31750 microprocessor. Each DMAC provides up to four
independant, prioritised channels each of which can perform
DMA transfers between memory and/or I/O devices using the
MA31750 bus. Each channel has its own programmable
internal priority and can be masked under program control.
Further, individual channels have their own associated status
and control words enabling an individual channel to be re-
programmed without disturbing transfers which may be taking
place on other channels. Three basic transfer modes are
available:
Direct Memory to I/O peripheral transfers,
Direct I/O to Memory transfers,
Memory to Memory transfers,
I/O to I/O transfers.
The MA31753 interfaces directly to the MA31750 bus,
directly supporting on chip parity generation and supporting
expanded memory via an MA31751 MMU with either 1 MWord
(1750A mode) or 16MWords (1750B mode) of logical memory.
The MA31753 uses System memory to hold address and
count information for each transfer. Once this information has
been prepared by the processor the DMAC can conduct a
number of transfers without further processor intervention.
FEATURES
I
Radiation Hard CMOS SOS Technology
I
Four Independant DMA Channels
I
MIL-STD-1750A or B Operation in an MA31750 System
I
Capable of Processor Independant Table Driven
Operation
I
Memory to Memory, I/O to Memory, Memory to I/O and
I/O to I/O Transfers Supported
I
Masking of Individual Channel DMA Requests
I
Simple MA31750 Bus Interface
I
Single Word, Double Word or Multi-Word Transfers for
each of the DMA Channels
I
Cascade Interface Allows for Channel Expansion
I
Programmable Channel Priority
I
Parity Checking Available
Figure 1: Pin Connections - Top View
DMA Controller (DMAC) For An MA31750 System
Replaces June 1999 version, DS3825-4.0
DS3825-5.0 January 2000
相关PDF资料 |
PDF描述 |
|---|---|
| MA31755 | 16-Bit Feedthrough Error Detection & Correction Unit EDAC |
| MA3690 | 1553B Bus Controller/Remote Terminal |
| MA3691 | 1553B Bus Controller/Remote Terminal |
| MA3693 | 1553B Bus Controller/Remote Terminal |
| MA5114 | Radiation hard 1024x4 Bit Static RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MA31755 | 制造商:DYNEX 制造商全称:Dynex Semiconductor 功能描述:16-Bit Feedthrough Error Detection & Correction Unit EDAC |
| MA318 | 功能描述:CPU与芯片冷却器 INTEL P111 FC-PGA RoHS:否 制造商:ADLINK Technology 尺寸: 电压额定值: 功率额定值: 速度: 气流: 系列: |
| MA3180 | 制造商:PANASONIC 制造商全称:Panasonic Semiconductor 功能描述:Silicon planar type |
| MA3180-H | 制造商:PANASONIC 制造商全称:Panasonic Semiconductor 功能描述:Silicon planar type |
| MA3180-L | 制造商:PANASONIC 制造商全称:Panasonic Semiconductor 功能描述:Silicon planar type |
发布紧急采购，3分钟左右您将得到回复。