- 您现在的位置：买卖IC网 > PDF目录180472 > MACH131SP-14YI (LATTICE SEMICONDUCTOR CORP) High-Performance EE CMOS Programmable Logic PDF资料下载
参数资料
| 型号： | MACH131SP-14YI |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 12 ns, PQFP100 |
| 封装： | PLASTIC, QFP-100 |
| 文件页数： | 3/48页 |
| 文件大小： | 1136K |
| 代理商： | MACH131SP-14YI |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
MACH 1 & 2 Families
11
The ip-ops in either macrocell type can be clocked by one of several clock pins (Table 10).
Registers are clocked on the rising edge of the clock input. Latches hold their data when the gate
input is HIGH. Clock pins are also available as inputs, although care must be taken when a signal
acts as both clock and input to the same device.
All ip-ops have asynchronous reset and preset. This is controlled by the common product terms
that control all ip-ops within a PAL block. For a single PAL block, all ip-ops, whether in an
output or a buried macrocell, are initialized together. The initialization functionality of the ip-ops
is illustrated in Table 11.
I/O Cells
The I/O cells (Figure 7) provide a three-state output buffer. The three-state buffer can be left
permanently enabled for use only as an output, permanently disabled for use as an input, or it can
be controlled by one of two product terms for bi-directional signals and bus connections. The two
product terms provided are common to a bank of I/O cells.
Table 10. Macrocell Clocks
Device
Number of Clocks Available
Device
Number of Clocks Available
MACH111
4
MACH211SP
2
MACH111SP
2
MACH221
4
MACH131
4
MACH221SP
4
MACH131SP
4
MACH231
4
MACH211
4
MACH231SP
4
Table 11. Asynchronous Reset/Preset Operation
Conguration
AR
AP
CLK/LE
Q+
Register
0
X
See Table 9
01
X
1
10
X
0
11
X
0
Latch
0
X
See Table 9
0
1
0
Illegal
01
1
0
Illegal
10
1
0
1
0
Illegal
11
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| MACH131SP-15VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-5VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-7VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-7YI | High-Performance EE CMOS Programmable Logic |
| MACH120-12JC | High-Performance EE CMOS Programmable Logic |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MACH131SP-15VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| MACH131SP-15YC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH131SP-18YI | 功能描述:CPLD - 复杂可编程逻辑器件 HI PERF EE CMOS PLD RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| MACH131SP-5VC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH131SP-5YC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
发布紧急采购，3分钟左右您将得到回复。