- 您现在的位置：买卖IC网 > PDF目录180472 > MACH131SP-14YI (LATTICE SEMICONDUCTOR CORP) High-Performance EE CMOS Programmable Logic PDF资料下载
参数资料
| 型号： | MACH131SP-14YI |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 12 ns, PQFP100 |
| 封装： | PLASTIC, QFP-100 |
| 文件页数： | 4/48页 |
| 文件大小： | 1136K |
| 代理商： | MACH131SP-14YI |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
12
MACH 1 & 2 Families
SPEEDLOCKING FOR GUARANTEED FIXED TIMING
The unique MACH 1 & 2 architecture is designed for high performance—a metric that is met in
both raw speed, and even more importantly, guaranteed xed speed. The design of the switch
matrix and PAL blocks guarantee a xed pin-to-pin delay that is independent of the logic required
by the design. Other non-Lattice/Vantis CPLDs incur serious timing delays as product terms expand
beyond their typical 4 or 5 product term limits (Figure 8). Speed and SpeedLocking combine to
give designers easy access to the performance required in today’s designs.
VCC
01
11
10
00
Output Enable
Product Terms
(Common to bank of
I/O Cells)
From Output
Macrocell
To Switch
Matrix
To Buried
Macrocell
(MACH 2 only)
Figure 7. I/O Cell
14051K-007
SpeedLocking
Shared Expander Delay
Non-MACH
5 PT
10 PT
15 PT
tPD (ns)
7.4 ns
10.4 ns
MACH 1 & 2
8.8 ns
6.6 ns
5 ns
11
10
9
8
7
6
5
5.8 ns
Product Terms
Parallel Expander Delay
Patented Architecture
Path Independent
Logic/Routing Independent
Guaranteed Fixed Timing
Up to 16 Product Terms per Output
Variable
Path Dependent
Logic/Routing Dependent Delays
Unpredictable
4-5 Product Terms before Delays
Non-MACH
MACH 1 & 2 SpeedLocking
Figure 8. Timing in MACH 1 & 2 vs. Non-MACH Devices
14051K-001
相关PDF资料 |
PDF描述 |
|---|---|
| MACH131SP-15VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-5VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-7VC | High-Performance EE CMOS Programmable Logic |
| MACH131SP-7YI | High-Performance EE CMOS Programmable Logic |
| MACH120-12JC | High-Performance EE CMOS Programmable Logic |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MACH131SP-15VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| MACH131SP-15YC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH131SP-18YI | 功能描述:CPLD - 复杂可编程逻辑器件 HI PERF EE CMOS PLD RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| MACH131SP-5VC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH131SP-5YC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
发布紧急采购，3分钟左右您将得到回复。