- 您现在的位置：买卖IC网 > PDF目录18824 > MAX1005CEE+ (Maxim Integrated)IC UNDERSAMPLER IF 16-QSOP PDF资料下载
参数资料
| 型号： | MAX1005CEE+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 4/8页 |
| 文件大小： | 0K |
| 描述： | IC UNDERSAMPLER IF 16-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 100 |
| 功能： | IF 欠采样器 |
| RF 型： | PCS，PHS，WLL |
| 次要属性： | 并行逻辑接口 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 包装： | 管件 |
IF Undersampler
ELECTRICAL CHARACTERISTICS (continued)
(VCCA = VCCD = 3.0V, f CLK = 15MHz, R L = ∞ , T A = T MIN to T MAX , unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS CONDITIONS
MIN
TYP
MAX
UNITS
D0–D6, CLK; VCCD = 2.7V to 5.5V
-1
7
RXEN, TXEN;
TXEN = RXEN
±1
Input Current
I IN
VCCD = 2.7V
to 3.6V
TXEN = 0 and RXEN = 1, or
TXEN = 1 and RXEN = 0
±2
μA
RXEN, TXEN;
VCCD = 3.6V
to 5.5V
TXEN = RXEN
TXEN = 0 and RXEN = 1, or
TXEN = 1 and RXEN = 0
±1
±4
Input Capacitance
C IN
D0–D6, CLK; TXEN = 1, RXEN = 0 (Note 6)
8
pF
TIMING CHARACTERISTICS (Data Outputs: R L = 1M ? , C L = 1 5pF, T A = T MIN to T MAX , unles s otherwise noted.) (Note 12)
DAC Data Setup Time
DAC Data Hold Time
CLK Duty Cycle
t DS
t HOLD
T A = +25°C (Note 6)
T A = +25°C (Note 6)
5
5
45
0.6
0.3
55
ns
ns
%
ADC CLK to Output Data Valid
t DO
C L ≤ 12.5pF
13
20
ns
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
TXEN = 1, RXEN = 0. All DAC transfer function parameters are measured differentially from AIO+ to AIO- using the End-
Point Linearity method.
f IN = 4.3MHz digital sine wave applied to DAC data inputs; f CLK = 15MHz. The reference frequency (f REF ) is defined to be
10.7MHz (f CLK - f IN ). All frequency components present in the DAC output waveform except for f REF and f IN are consid-
ered spurious.
For DAC SFDR measurements, the amplitude of f REF (10.7MHz) is compared to the amplitudes of all frequency compo-
nents of the output waveform except for f IN (4.3MHz).
For DAC measurements, THD+N is defined as the ratio of the square-root of the sum-of-the-squares of the RMS values of
all harmonic and noise components of the output waveform (except for f IN and f REF ) to the RMS amplitude of the f REF com-
ponent.
Clock feedthrough is defined as the difference in amplitude between the f REF component and the f CLK component when
measured differentially from AIO+ to AIO-.
Guaranteed by design. Not production tested.
The DAC input interface is a master/slave register. An additional half clock cycle is required for data at the digital inputs to
propagate through to the DAC switches.
RXEN = 1, TXEN = 0. Unless otherwise noted, for all receive ADC measurements, the analog input signal is applied differ-
entially from AIO+ to AIO-, specified using the Best-Fit Straight-Line Linearity method.
f IN = 10.7MHz, f CLK = 15MHz. Amplitude is 1dB below full-scale. The reference frequency (f REF ) is defined to be 4.3MHz
(f CLK - f IN ). All components except for f REF and f IN are considered spurious.
Note 10: Receive ADC THD measurements include the first five harmonics.
Note 11: CAUTION: Operation of the analog inputs AIO+ and AIO- (pins 4 and 5) at more than 1.5V below VCCA could cause
latchup and possible destruction of the part. Avoid shunt capacitances to GND on these pins. If shunt capacitances are
required, then bypass these pins only to VCCA.
Note 12: All digital input signals are measured from 50% amplitude reference points. All digital output signal propagation delays are
measured to V OH(AC) for rising output signals and to V OL(AC) for falling output signals. The values for V OH(AC) and V OL(AC)
as a function of the VCCD supply are shown in the following table:
VCCD (V)
2.7 to 3.3
3.3 to 5.5
V OH(AC) (V)
VCCD - 1.1
2/3 x VCCD
V OL(AC) (V)
0.5
0.5
4
_______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| 6576-60-0 | CORD ALLIG-ALLIG W/BOOT 60" BLK |
| 104M06QC150 | SUPP RC NETWORK .10UF 150OHM |
| 6576-48-2 | CORD ALLIG-ALLIG W/BOOT 48" RED |
| CD631215B | SCR MOD DUAL 1200V 150A |
| CD631015B | SCR MOD DUAL 1000V 150A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1005CEE+ | 功能描述:射频无线杂项 IF Undersampler RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
| MAX1005CEE+T | 功能描述:射频无线杂项 IF Undersampler RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
| MAX1005CEE-T | 功能描述:射频无线杂项 RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
| MAX1005EEE | 功能描述:射频无线杂项 RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
| MAX1005EEE+ | 功能描述:射频无线杂项 IF Undersampler RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。