参数资料
型号: MAX1042BETX+
厂商: Maxim Integrated Products
文件页数: 18/39页
文件大小: 0K
描述: IC ADC/DAC 10BIT W/FIFO 36TQFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 50
类型: ADC,DAC
分辨率(位): 10 b
采样率(每秒): 225k
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
电压电源: 模拟和数字
电源电压: 4.75 V ~ 5.25 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 36-WFQFN 裸露焊盘
供应商设备封装: 36-TQFN 裸露焊盘(6x6)
包装: 管件
MAX1040/MAX1042/MAX1046/MAX1048
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
______________________________________________________________________________________
25
Table 9 details the four scan modes available in the
ADC conversion register. All four scan modes allow
averaging as long as the AVGON bit, bit 4 in the
averaging register, is set to 1. Select scan mode 10 to
scan the same channel multiple times. Clock mode 11
disables averaging. For example, if AVGON = 1,
NAVG[1:0] = 00, NSCAN[1:0] = 11, and SCAN[1:0] =
10, 16 results are written to the FIFO, with each result
being the average of four conversions of channel N.
DAC Select Register
Write a command byte 0001XXXX to the DAC select
register (as shown in Table 9) to set up the DAC inter-
face and indicate that another word will follow. The last
4 bits of the DAC select register are don’t-care bits. The
word that follows the DAC select-register command
byte controls the DAC serial interface. See Table 17
and the
DAC Serial Interface section.
Reset Register
Write to the reset register (as shown in Table 11) to
clear the FIFO or reset all registers (excluding the DAC
and GPIO registers) to their default states. When the
RESET bit in the reset register is set to 0, the FIFO is
cleared. Set the RESET bit to one to return all the
device registers to their default power-up state. All reg-
isters power up in state 00000000, except for the setup
register that powers up in clock mode 10 (CKSEL1 = 1
and REFSEL1 = 1). The DAC and GPIO registers are
not reset by writing to the reset register. Set the SLOW
bit to one to add a 15ns delay in the DOUT signal path
to provide a longer hold time. Writing a one to the
SLOW bit also clears the contents of the FIFO. Set the
FBGON bit to one to force the bias block and bandgap
reference to power up regardless of the state of the
DAC and activity of the ADC block. Setting the FBGON
bit high also removes the programmed wake-up delay
between conversions in clock modes 01 and 11.
Setting the FBGON bit high also clears the FIFO.
GPIO Command
Write a command byte to the GPIO command register
to configure, write, or read the GPIOs, as detailed in
Table 12.
Table 10. DAC Select Register
BIT
NAME
BIT
FUNCTION
7 (MSB)
Set to zero to select DAC select register.
6
Set to zero to select DAC select register.
5
Set to zero to select DAC select register.
4
Set to one to select DAC select register.
X
3
Don’t care.
X
2
Don’t care.
X
1
Don’t care.
X
0
Don’t care.
Table 11. Reset Register
BIT
NAME
BIT
FUNCTION
7 (MSB)
Set to zero to select ADC reset register.
6
Set to zero to select ADC reset register.
5
Set to zero to select ADC reset register.
4
Set to zero to select ADC reset register.
3
Set to one to select ADC reset register.
RESET
2
Set to zero to clear the FIFO only. Set to
one to set the device in its power-on
condition.
SLOW
1
Set to one to turn on slow mode.
FBGON
0 (LSB)
Set to one to force internal bias block and
bandgap reference to be always powered
up.
Table 12. GPIO Command Register
BIT NAME
BIT
FUNCTION
7 (MSB)
Set to zero to select GPIO register.
6
Set to zero to select GPIO register.
5
Set to zero to select GPIO register.
4
Set to zero to select GPIO register.
3
Set to zero to select GPIO register.
2
Set to zero to select GPIO register.
GPIOSEL1
1
GPIO configuration bit.
GPIOSEL2
0 (LSB)
GPIO write bit.
GPIOSEL1
GPIOSEL2
FUNCTION
11
GPIO configuration; written data is
entered in the GPIO configuration
register.
10
GPIO write; written data is entered
in the GPIO write register.
01
GPIO read; the next 8 SCLK cycles
transfer the state of all GPIO
drivers into DOUT.
相关PDF资料
PDF描述
MAX1057BETM+T IC ADC/DAC 10BIT 48-TQFN-EP
MAX11041ETC+T IC REMOTE CTRLR WIRED 12-TQFN
MAX11043ATL+T IC ADC 16BIT W/DAC 40-TQFN-EP
MAX11359AETL+T IC DAS SYSTEM 16BIT 40-TQFN
MAX115CAX+ IC DAS SYSTEM 12BIT 36-SSOP
相关代理商/技术参数
参数描述
MAX1042BETX+ 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40
MAX1042BETX+T 功能描述:ADC / DAC多通道 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40
MAX1042BETX-T 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40
MAX1043 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:10-Bit, Multichannel ADCs/DACs with FIFO, Temperature Sensing, and GPIO Ports
MAX1043BETX 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40