参数资料
型号: MAX11637EEE+T
厂商: Maxim Integrated Products
文件页数: 5/24页
文件大小: 0K
描述: IC ADC 12BIT 8CH 16QSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 2,500
位数: 12
采样率(每秒): 300k
数据接口: MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 667mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-SSOP(0.154",3.90mm 宽)
供应商设备封装: 16-QSOP
包装: 带卷 (TR)
输入数目和类型: 8 个单端,单极;4 个差分,单极;4 个差分,双极
MAX11634–MAX11637
12-Bit, 300ksps ADCs with Differential
Track/Hold, and Internal Reference
______________________________________________________________________________________
13
Unipolar/Bipolar
Address the unipolar and bipolar registers through the
setup register (bits 1 and 0). Program a pair of analog
channels for differential operation by writing a 1 to the
appropriate bit of the bipolar or unipolar register.
Unipolar mode sets the differential input range from 0
to VREF. A negative differential analog input in unipolar
mode causes the digital output code to be zero.
Selecting bipolar mode sets the differential input range
to ±VREF/2. The digital output code is binary in unipolar
mode and two’s complement in bipolar mode (Figures
8 and 9).
In single-ended mode, the MAX11634–MAX11637
always operate in unipolar mode. The analog inputs are
internally referenced to GND with a full-scale input
range from 0 to VREF.
True Differential Analog Input T/H
The equivalent circuit of Figure 3 shows the
MAX11634–MAX11637s’ input architecture. In track
mode, a positive input capacitor is connected to
AIN0–AIN7 in single-ended mode (and AIN0, AIN2,
AIN4, AIN5, AIN6 in differential mode). A negative input
capacitor is connected to GND in single-ended mode
(or AIN1, AIN3, AIN5, AIN6, AIN7 in differential mode).
For external T/H timing, use clock mode 01. After the
T/H enters hold mode, the difference between the sam-
pled positive and negative input voltages is converted.
The time required for the T/H to acquire an input signal
is determined by how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the required acquisition time lengthens. The acquisition
time, tACQ, is the maximum time needed for a signal to
be acquired, plus the power-up time. It is calculated by
the following equation:
tACQ = 9 x (RS + RIN) x 24pF + tPWR
where RIN = 1.5k
, RS is the source impedance of the
input signal, and tPWR = 1s, the power-up time of the
device. The varying power-up times are detailed in the
explanation of the clock mode conversions.
When the conversion is internally timed, tACQ is never
less than 1.4s, and any source impedance below
300
does not significantly affect the ADC’s AC perfor-
mance. A high-impedance source can be accommo-
dated either by lengthening tACQ or by placing a 1F
capacitor between the positive and negative analog
inputs.
Internal FIFO
The MAX11634–MAX11637 contain a FIFO buffer that
can hold up to 16 ADC results. This allows the ADC to
handle multiple internally clocked conversions without
tying up the serial bus.
If the FIFO is filled and further conversions are requested
without reading from the FIFO, the oldest ADC results
are overwritten by the new ADC results. Each result
contains 2 bytes, with the MSB preceded by four lead-
ing zeros. After each falling edge of CS, the oldest
available byte of data is available at DOUT, MSB first.
When the FIFO is empty, DOUT is zero.
Internal Clock
The MAX11634–MAX11637 operate from an internal
oscillator, which is accurate within 10% of the 4.4MHz
nominal clock rate. The internal oscillator is active in
clock modes 00, 01, and 10. Read out the data at clock
speeds up to 10MHz. See Figures 4–7 for details on
timing specifications and starting a conversion.
+
-
HOLD
CIN+
REF
GND
DAC
CIN-
VDD/2
COMPARATOR
AIN0–AIN7
(SINGLE-ENDED);
AIN0, AIN2,
AIN4, AIN6
(DIFFERENTIAL)
GND
(SINGLE-ENDED);
AIN1, AIN3,
AIN5, AIN7
(DIFFERENTIAL)
HOLD
Figure 3. Equivalent Input Circuit
相关PDF资料
PDF描述
MAX11643EEG+T IC ADC 8BIT 8CH 24QSOP
MAX11645EUA+T IC ADC 12BIT I2C/SRL 1CH 8UMAX
MAX11647EUA+T IC ADC 10BIT I2C 94.4KSPS 8UMAX
MAX1166BEUP+ IC ADC 16BIT 165KSPS 20-TSSOP
MAX1168BCEG+ IC ADC 16BIT 200KSPS 24-QSOP
相关代理商/技术参数
参数描述
MAX11638EEE+ 功能描述:模数转换器 - ADC 8Ch 8-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX11638EEE+T 功能描述:模数转换器 - ADC 8Ch 8-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX11639EEE+ 功能描述:模数转换器 - ADC 8Ch 8-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX11639EEE+T 功能描述:模数转换器 - ADC 8Ch 8-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX11642EEG+ 功能描述:模数转换器 - ADC 16Ch 8-Bit 300ksps w/FIFO & Int Ref RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32