参数资料
型号: MAX1464AAI+T
厂商: Maxim Integrated Products
文件页数: 25/47页
文件大小: 0K
描述: IC SENSOR SIGNAL COND 28-SSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 2,000
类型: 信号调节器
输入类型: 模拟
输出类型: 逻辑
接口: SPI
电流 - 电源: 890µA
安装类型: 表面贴装
封装/外壳: 28-SSOP(0.209",5.30mm 宽)
供应商设备封装: 28-SSOP
包装: 带卷 (TR)
MAX1464
Low-Power, Low-Noise Multichannel
Sensor Signal Processor
31
Maxim Integrated
SE[3:0]
PGA
RANGE (V/V)
ADC
+INPUT
ADC
-INPUT
DESCRIPTION
0001
0.99
VBG
VSS
Bandgap voltage.
0010
0.99 to 244
OUTnSM
VSS
Output of small op-amp n.
0011
0.99 to 244
OUTnLG
VSS
Output of large op-amp n.
0100
0.7*
VDD**
VSS
Power-supply voltage.
0101
0.7*
VSS
Power-supply ground.
0110
0.7*
DACn_OUT using
OUTnSM
VSS
DACn output through small op-amp n configured
as unity-gain buffer.
0111
0.7*
DACn_OUT using
OUTnLG
VSS
DACn output through large op-amp n configured
as unity-gain buffer.
1000
0.99 to 244
INPn
VSS
Single-ended input on INPn.
1001
0.99 to 244
INMn
VSS
Single-ended input on INMn.
Table 7. Single-Ended (SE[3:0])
*
The PGA operates at a fixed reduced gain of 0.7V/V to enable conversion of input signals at and near VDD and VSS. This gain set-
ting is not selectable.
**
When measuring VDD, use the external reference or the 4 x VBG setting.
BIT
NAME
DESCRIPTION
15–11
PGA1[4:0]
Programmable-gain amplifier setting to use during conversion of channel 1. PGA1[4] = MSB.
10–8
CLK1[2:0]
ADC clock setting to use during conversion of channel 1. CLK1[2] = MSB.
7
Unused.
6–4
RES1[2:0]
ADC resolution setting to use during conversion of channel 1. RES1[2] = MSB.
3
CO1[3]
Coarse-offset sign bit.
2–0
CO1[2:0]
Coarse-offset DAC setting to use during conversion of channel 1. CO1[2] = MSB.
Table 8. ADC_Config_1A (Address = 02h)
BIT
NAME
DESCRIPTION
15–7
Unused.
6–4
BIAS1[2:0]
ADC bias setting to use during conversion of channel 1. BIAS1[2] = MSB.
3–2
Unused.
1–0
REF1[1:0]
Reference select for conversion on channel 1. REF1[1] = MSB.
Table 9. ADC_Config_1B (Address = 03h)
BIT
NAME
DESCRIPTION
15–11
PGA2[4:0]
Programmable-gain amplifier to use during conversion of channel 2. PGA[4] = MSB.
10–8
CLK2[2:0]
ADC clock setting to use during conversion of channel 2. CLK2[2] = MSB.
7
Unused.
6
RES2[2:0]
ADC resolution setting to use during conversion of channel 2. RES2[2] = MSB.
3
CO2[3]
Coarse-offset DAC sign bit.
2–0
CO2[2:0]
Coarse-offset DAC setting to use during conversion of channel 2. CO2[2] = MSB.
Table 10. ADC_Config_2A (Address = 05h)
相关PDF资料
PDF描述
MAX1474AXT+T IC ELECTRONIC CAPACITOR SC70-6
MAX14753EUE+T IC MULTIPLEXER DUAL 4X1 16TSSOP
MAX14756EUE+T IC ANLG SWITCH SPST QUAD 16TSSOP
MAX14759ETA+ IC SWITCH ANALOG 8-TDFN-EP
MAX14764ETA+T IC ANALOG SWITCH
相关代理商/技术参数
参数描述
MAX1464CAI 功能描述:数字信号处理器和控制器 - DSP, DSC RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MAX1464CAI+ 功能描述:数字信号处理器和控制器 - DSP, DSC Low-Power Low-Noise Multichannel Sensor Signal Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MAX1464CAI+T 功能描述:数字信号处理器和控制器 - DSP, DSC Low-Power Low-Noise Multichannel Sensor Signal Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MAX1464CAI-T 功能描述:数字信号处理器和控制器 - DSP, DSC RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MAX1464EAI 功能描述:数字信号处理器和控制器 - DSP, DSC RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT