- 您现在的位置：买卖IC网 > PDF目录9933 > MAX1497EAI+T (Maxim Integrated Products)IC ADC 3 1/2DIG W/LED DVR 28-SSO PDF资料下载
参数资料
| 型号： | MAX1497EAI+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/33页 |
| 文件大小： | 0K |
| 描述： | IC ADC 3 1/2DIG W/LED DVR 28-SSO |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,000 |
| 位数： | 3.5 位 |
| 采样率（每秒）： | 5 |
| 数据接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
MAX1497/MAX1499
3.5- and 4.5-Digit, Single-Chip ADCs with LED
Drivers and C Interface
20
______________________________________________________________________________________
1. The calibration takes about nine cycles (1800ms).
After the calibration completes, set this bit to zero to
resume ADC conversions.
OFFSET_CAL1: (default = 0) Automatic offset calibra-
tion enable bit. When set to 1, the MAX1497/
MAX1499 disable automatic offset calibration. When this
bit is set to zero, automatic offset calibration is enabled.
SEG_SEL: (default = 0) SEG_SEL segment selection
bit. When set to 1, the LED segment drivers use the
LED segment registers to display individual segments
that can form letters or numbers or other information on
the display. The LED data register is not displayed.
Send the data first to the LED segment-display regis-
ters and then set this bit high.
CLR: (default = 0) Clear all registers bit. When set to 1,
all registers reset to their power-on reset states after CS
makes a low-to-high transition.
RANGE: (default = 0) Input range select bit. When set
to zero, the input voltage range is ±2V. When set to 1,
the input voltage range is ±200mV.
PEAK: (default = 0) Peak bit. When set to 1 (and the
HOLD bit is set to zero), the LED shows the result
stored in the peak register (see Table 6).
HOLD: (default = 0) Hold bit. When set to 1, the LED
register does not update from the ADC conversion
results and holds the last result on the LED. The
MAX1497/MAX1499 continue to perform conversions
during HOLD (Table 1).
PD_ANA: (default = 0) Power-down analog select bit.
When set to 1, the analog circuits (analog modulator
and ADC input buffers) go into the power-down mode.
When set to zero, the device is in full power-up mode.
PD_DIG: (default = 0) Power-down digital select bit.
When set to 1, the digital circuits (digital filter and LED
drivers) go into power-down mode. This also resets the
values of the internal SRAM in the digital filter to zeros.
When set to zero, the device returns to full power-up
mode. When powering down PD_DIG, power down the
LED segment drivers by clearing the ENABLE bit to zero.
DPSET[2:1]: (default = 00) Decimal-point selection bits
(Table 2 and 3).
DPON: (default = 0) Decimal-point enable bit (Tables 2
and 3).
INTREF: (default = 0) Reference select bit. For internal
reference operation, set INTREF to 1. For external refer-
ence operation, set INTREF to zero.
EXTCLK: (default = 0) External clock select bit. The
EXTCLK bit controls selection of the internal clock or an
external clock source. A 1 in this location selects the
signal at the CLK input as the clock source. A zero in
this location selects and powers up the internal clock
oscillator.
SPI/ADC: (default = 0) Display select bit. The SPI/ADC bit
controls selection of the data fed into LED data register. A
1 in this location selects SPI/QSPI/ MICROWIRE data
(user writes this data to the LED data register). A zero in
this location selects the ADC result register data, unless
hold or peak functions are active (Table 1).
Note: When changing any one of the following control
bits: OFFSET_CAL1, RANGE, PD_ANA, PD_DIG,
INTREF, and EXTCLK, wait 800ms before reading the
ADC results.
Overrange Register (Read/Write)
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default values:
7CF0h (for 3.5-digit, +1999)
4E1Fh (for 4.5-digit, +19,999)
The overrange register is a 16-bit read/write register
(D15 is the MSB). When the conversion result exceeds
the value in the overrange register, the OVER bit in the
status register latches to 1. The LED shows a 1 followed
by four dashes for the MAX1499 or a 1 followed by
three dashes for the MAX1497 (Table 4).
The data is represented in two’s complement format.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467T9B35SA EDR | CONN PLUG 6POS STRAIGHT W/SCKT |
| IDT723646L12PF8 | IC FIFO SYNC 2048X36 128QFP |
| MS27467T17B6SD | CONN PLUG 6POS STRAIGHT W/SCKT |
| V300B24M250BG3 | CONVERTER MOD DC/DC 24V 250W |
| D38999/24JC8PN | CONN RCPT 8POS JAM NUT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1497EPI | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1497EPI+ | 功能描述:模数转换器 - ADC 3.5 Digit ADC w/LED Drivers RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX14980ETO+ | 制造商:Maxim Integrated Products 功能描述:6 GBPS QUAD SAS/SATA REDRIVER WITH EQUALIZATION - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC REDRIVER 6GBPS SAS/SATA QFN 制造商:Maxim Integrated Products 功能描述:6G/PS Quad SAS/SATA redriver with eq |
| MAX14980ETO+T | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel 制造商:Maxim Integrated Products 功能描述:MAX14980ETO+T |
| MAX14982ETO+ | 制造商:Maxim Integrated Products 功能描述:SINGLE LANE 2:1 / 1:2 MUX + REDRIVER WITH EQUALIZATION - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC EQUALIZER/REDRVR 42TQFN |
发布紧急采购，3分钟左右您将得到回复。