- 您现在的位置：买卖IC网 > PDF目录10754 > MAX19707ETM+ (Maxim Integrated Products)IC ANLG FRONT END 45MSPS 48-TQFN PDF资料下载
参数资料
| 型号： | MAX19707ETM+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 21/37页 |
| 文件大小： | 0K |
| 描述： | IC ANLG FRONT END 45MSPS 48-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 43 |
| 位数： | 10 |
| 通道数： | 4 |
| 功率（瓦特）： | 84.6mW |
| 电压 - 电源，模拟： | 3V |
| 电压 - 电源，数字： | 3V |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-TQFN-EP（7x7） |
| 包装： | 管件 |
| 产品目录页面： | 1398 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
MAX19707
10-Bit, 45Msps, Ultra-Low-Power
Analog Front-End
28
______________________________________________________________________________________
The conversion requires 12 clock edges (1 for input
sampling, 1 for each of the 10 bits, and 1 at the end for
loading into the serial output register) to complete one
conversion cycle (when no averaging is being done).
Each conversion of an average (when averaging is set
greater than 1) requires 12 clock edges. The conver-
sion clock is generated from the system clock input
(CLK). An SPI-programmable divider divides the sys-
tem clock by the appropriate divisor (set with bits AD7,
AD8, and AD9; see Table 15) and provides the conver-
sion clock to the auxiliary ADC. The auxiliary ADC has a
maximum conversion rate of 333ksps. The maximum
conversion clock frequency is 4MHz (333ksps x 12
clocks). Choose the proper divider value to keep the
conversion clock frequency under 4MHz, based upon
the system CLK frequency supplied to the MAX19707
(see Table 15). The total conversion time (tCONV) of the
auxiliary ADC can be calculated as tCONV = (12 x
NAVG x NDIV) / fCLK; where NAVG is the number of
averages (see Table 14), NDIV is the CLK divisor (see
Table 15), and fCLK is the system CLK frequency.
DOUT is normally in a tri-state condition. Upon setting
the auxiliary ADC start conversion bit (bit AD0), DOUT
becomes active and goes high, indicating that the aux-
ADC is busy. When the conversion cycle is complete
(including averaging), the data is placed into an output
register and DOUT goes low, indicating that the output
data is ready to be driven onto DOUT. When bit AD10 is
set (AD10 = 1), the aux-ADC enters a data output mode
where data is available on DOUT upon the next asser-
tion low of CS. The auxiliary ADC data is shifted out of
DOUT (MSB first) with the data transitioning on the
falling edge of the serial clock (SCLK). DOUT enters tri-
state condition when CS is deasserted high. When bit
AD10 is cleared (AD10 = 0), the aux-ADC data is not
available on DOUT (see Table 16).
DIN can be written independent of DOUT state. A 16-
bit instruction at DIN updates the device configuration.
To prevent modifying internal registers while reading
data from DOUT, hold DIN at a high state. This effec-
tively writes all ones into address 1111. Since address
1111 does not exist, no internal registers are affected.
Table 14. Auxiliary ADC Averaging
Table 15. Auxiliary ADC Clock (CLK)
Divider
Table 16. Auxiliary ADC Data Output
Mode
AD10
SELECTION
0
Aux-ADC Data is Not Available on DOUT (Default)
1
Aux-ADC Enters Data Output Mode Where
Data is Available on DOUT
AD6
AD5
AD4
AUX-ADC AVERAGING
00
0
1 Conversion (No Averaging) (Default)
0
1
Average of 2 Conversions
0
1
0
Average of 4 Conversions
0
1
Average of 8 Conversions
1
0
Average of 16 Conversions
1
0
1
Average of 32 Conversions
1
X
Average of 32 Conversions
AD9
AD8
AD7
AUX-ADC CONVERSION CLOCK
0
CLK Divided by 1 (Default)
0
1
CLK Divided by 2
0
1
0
CLK Divided by 4
0
1
CLK Divided by 8
1
0
CLK Divided by 16
1
0
1
CLK Divided by 32
1
0
CLK Divided by 64
1
CLK Divided by 128
X = Don’t care.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX5865ETM+ | IC ANLG FRONT END 40MSPS 48-TQFN |
| VE-J3P-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| 73M1903-IM/F | IC MODEM AFE V.22BIS 32-QFN |
| VE-J3P-MY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| ISL51002CQZ-165 | IC FRONT END 10BIT VID 128-MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX19707ETM+ | 功能描述:ADC / DAC多通道 45Msps CODEC/AFE 1.8/2.7-3.3V RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19707ETM+T | 功能描述:ADC / DAC多通道 45Msps CODEC/AFE 1.8/2.7-3.3V RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19707ETM-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19707EVCMOD2 | 功能描述:ADC / DAC多通道 Evaluation System for the MAX19707 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX19707EVCMODU | 功能描述:ADC / DAC多通道 Evaluation System for the MAX19707 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
发布紧急采购，3分钟左右您将得到回复。