- 您现在的位置：买卖IC网 > Datasheet目录43 > MAX5978ETJ+ (Maxim Integrated)IC CTLR HOT-SWAP 32TQFN Datasheet资料下载
参数资料
| 型号： | MAX5978ETJ+ |
| 厂商： | Maxim Integrated |
| 文件页数： | 37/38页 |
| 文件大小： | 2412K |
| 描述： | IC CTLR HOT-SWAP 32TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 类型： | 热交换控制器 |
| 应用： | 刀峰式服务器，网络应用设备 |
| 内部开关： | 无 |
| 电流限制： | 可调 |
| 电源电压： | 2.7 V ~ 16 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 供应商设备封装： | 32-TQFN-EP（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页
0 to 16V, Hot-Swap Controller with 10-Bit
Current, Voltage Monitor, and 4 LED Drivers
37
The slave generates a NACK at step 5 if the command
code is invalid. The command code must be in the 0x00
to 0x45 range. The internal address pointer returns
to 0x00 after incrementing from the highest register
address.
Receive Byte
The receive-byte protocol allows the master device to
read the register content of the device (see Figure 7).
The EEPROM or register address must be preset with a
send-byte protocol first. Once the read is complete, the
internal pointer increases by one. Repeating the receive
byte protocol reads the contents of the next address.
The receive-byte procedure follows:
1) The master sends a START condition.
2) The master sends the 7-bit slave address and a read
bit (high).
3) The addressed slave asserts an ACK on SDA.
4) The slave sends 8 data bits.
5) The slave increments its internal address pointer.
6) The master asserts an ACK on SDA and repeats
steps 4, 5 or asserts a NACK and generates a STOP
condition.
The internal address pointer returns to 0x00 after incre-
menting from the highest register address.
Address Pointers
Use the send-byte protocol to set the register address
pointers before read and write operations. For the con-
figuration registers, valid address pointers range from
0x00 to 0x45, and the circular buffer addresses are 0x46
to 0x49. Register addresses outside this range result in
a NACK being issued from the device.
Circular Buffer Read
The circular buffer read operation is similar to the
receive-byte operation. The read operation is triggered
after any one of the circular buffer base addresses is
loaded. During a circular buffer read, although all is
transparent from the external world, internally the autoin-
crement function in the I
2
C controller is disabled. Thus,
it is possible to read one of the circular buffer blocks
with a burst read without changing the virtual internal
address corresponding to the base address. Once the
master issues a NACK, the circular reading stops, and
the default functions of the I
2
C slave bus controller are
restored.
In 8-bit read mode, every I
2
C read operation shifts out
a single sample from the circular buffer. In 10-bit mode,
two subsequent I
2
C read operations shift out a single
10-bit sample from the circular buffer, with the high-order
byte read first, followed by a byte containing the right-
shifted 2 least-significant bits. Once the master issues a
NACK, the read circular buffer operation terminates and
normal I
2
C operation returns.
The data in the circular buffers is read back with the
next-to-oldest sample first, followed by progressively
more recent samples until the most recent sample is
retrieved, followed finally by the oldest sample (see
Table 54).
Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land pat terns,
go to www.maxim-ic.com/packages. Note that a + , # , or
- in the package code indicates RoHS status only. Package
drawings may show a different suf fix character, but the drawing
pertains to the package regardless of RoHS status.
Table 54. Circular Buffer Readout Sequence
READ-OUT ORDER
1ST OUT
2ND OUT
&
48TH OUT
49TH OUT
50TH OUT
Chronological Number
1
2
&
48
49
0
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
32 TQFN-EP
T3255+4
21-0140
90-0012
相关PDF资料 |
PDF描述 |
|---|---|
| MAX5981BETE+ | IC CTRLR PD IEEE 802.3AF 16TQFN |
| MAX5986AETE+ | IC POE SWITCH PSE 16TQFN |
| MAX6509CAZK/V+T | IC TEMP SWITCH RES-PROG 5TSOT |
| MAX6513TT075+T | IC TEMP SWITCH REMOTE 6-TDFN |
| MAX6581TG9A+ | IC TEMP SENSOR 8-CH PREC 24-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX5978ETJ+ | 功能描述:热插拔功率分布 0-16V Hot-Swap Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| MAX5978ETJ+T | 功能描述:热插拔功率分布 0-16V Hot-Swap Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| MAX5980EVKIT# | 功能描述:电源开关 IC - POE / LAN MAX5980 Eval Kit RoHS:否 制造商:Fairchild Semiconductor 开关数量:Single 开关配置:SPST 开启电阻（最大值）:7.3 Ohms 串话: 带宽: 开启时间（最大值）:13 ns 关闭时间（最大值）:20 ns 切换电压（最大）: 工作电源电压:8 V to 26 V 最大工作温度:+ 125 C 安装风格:Through Hole 封装 / 箱体:TO-220F-6 |
| MAX5980EVKIT+ | 功能描述:电源开关 IC - POE / LAN RoHS:否 制造商:Fairchild Semiconductor 开关数量:Single 开关配置:SPST 开启电阻（最大值）:7.3 Ohms 串话: 带宽: 开启时间（最大值）:13 ns 关闭时间（最大值）:20 ns 切换电压（最大）: 工作电源电压:8 V to 26 V 最大工作温度:+ 125 C 安装风格:Through Hole 封装 / 箱体:TO-220F-6 |
| MAX5980GTJ+ | 功能描述:电源开关 IC - POE / LAN 0-16V Hot-Swap Controller RoHS:否 制造商:Fairchild Semiconductor 开关数量:Single 开关配置:SPST 开启电阻（最大值）:7.3 Ohms 串话: 带宽: 开启时间（最大值）:13 ns 关闭时间（最大值）:20 ns 切换电压（最大）: 工作电源电压:8 V to 26 V 最大工作温度:+ 125 C 安装风格:Through Hole 封装 / 箱体:TO-220F-6 |
发布紧急采购，3分钟左右您将得到回复。