参数资料
型号: MAX7302ATE+
厂商: Maxim Integrated
文件页数: 13/30页
文件大小: 0K
描述: IC LED DRIVER LINEAR 16-TQFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 100
拓扑: 开路漏极,PWM
输出数: 9
内部驱动器:
类型 - 主要: 背光,LED 闪烁器
类型 - 次要: 白色 LED
频率: 1MHz
电源电压: 1.62 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 16-WFQFN 裸露焊盘
供应商设备封装: 16-TQFN(3x3)
包装: 管件
工作温度: -40°C ~ 125°C
SMBus/I 2 C Interfaced 9-Port,
Level-Translating GPIO and LED Driver with CLA
Table 8. Port Lock Registers
ADDRESS
REGISTER DATA
CODE
0x72
0x73
D7
Port
P5
D6
Port
P4
D5
Port
P3
D4
Port
P2
D3
Port
P1
Port
P9
D2
Port
P8
D1
Configuration
register 0x27
Port
P7
D0
0
Port
P6
When debouncing is enabled for a port input, transition
detection applies to the stored debounced input signal
value, rather than to the instantaneous value at the
input. This process allows for useful transition detection
of noisy signals, such as keyswitch inputs, without
causing spurious interrupts.
Port Input Transition Detection and Interrupt
Any transition on ports configured as inputs automatically
set the D1 bit of that port’s I/O registers high. Any input can
be selected to assert an interrupt output indicating a transi-
tion has occurred at the input port(s). The MAX7302 sam-
ples the port input (internally latched into a snapshot
register) during a read access to its port P_ I/O register.
The MAX7302 continuously compares the snapshot with
the port’s input condition. If the device detects a change
for any port input, an internal transition flag sets for that
port. Read register 0x26 to clear the interrupt, then read all
the port I/O registers (0x01 to 0x09) by initiating a burst
read to clear the MAX7302’s internal transition flag. Note
that when debouncing is enabled for a port input, transition
detection applies to the stored debounced input signal
value, rather than to the instantaneous value at the input.
Transition bits D4 and D3 must be set to 0 to detect the
next rising or falling edge on the input port P_.
The MAX7302 allows the user to select the input port(s)
that cause an interrupt on the INT output. Set INT for
each port by using the INTenable bit (bit D5) in each
port P_ register. The appropriate port’s transition flag
always sets when an input changes, regardless of the
port’s INTenable bit settings. The INTenable bits allow
processor interrupt only on critical events, while the
inputs and the transition flags can be polled periodical-
ly to detect less critical events.
When debounce is disabled, signal transtions between
the 9th and 11th falling edges of clock will not be regis-
tered since the transition is detected and cleared at the
same read cycle.
Ports configured as outputs do not feature transition
detection, and therefore, cannot cause an interrupt.
The exception to this rule is the CLA outputs.
The INT output never reasserts during a read sequence
because this process could cause a recursive reentry
into the interrupt service routine. Instead, if a data
change occurs during the read that would normally set
the INT output, the interrupt assertion is delayed until
the STOP condition. If the changed input data is read
before the STOP condition, a new interrupt is not
required and not asserted. The INT bit and INT output
(if selected) have the same value at all times.
Transition Flag
The Transition bit in device configuration register 0x26 is
a NOR of all the port I/O registers’ individual Transition
bits. A port I/O register’s Transition bit sets when that
port is set as an input, and the input changes from the
port’s I/O registers last read through the serial interface.
A port’s individual Transition bit clears by reading that
port’s I/O register. The Transition flag of configuration
register 0x26 is only cleared after reading all port I/O
registers on which a transition has occurred.
RST Input
The active-low RST input operates as a hardware reset
which voids any on-going I 2 C transaction involving the
MAX7302. This feature allows the MAX7302 supply cur-
rent to be minimized in power critical applications by
effectively disconnecting the MAX7302 from the bus.
RST also operates as a chip enable, allowing multiple
devices to use the same I 2 C slave address if only one
MAX7302 has its RST input high at any time. RST can
be configured to restore all port registers to the power-
up settings by setting bit D0 of device configuration reg-
ister 0x26 (Table 1). RST can also be configured to reset
the internal timing counters used for PWM and blink by
setting bit D1 of device configuration register 0x26.
When RST is low, the MAX7302 is forced into the I 2 C
STOP condition. The reset action does not clear the
interrupt output INT . The RST input is referenced to V DD
and is overvoltage tolerant up to the supply voltage, V LA .
______________________________________________________________________________________
13
相关PDF资料
PDF描述
MAX7307AUB+T IC LED DRIVER LINEAR 10-UMAX
MAX831EVKIT-SO EVAL KIT FOR MAX831
MAX8513EVKIT EVAL KIT FOR MAX8513
MAX8552EUB+ IC DRIVER MOSFET HS 10-UMAX
MAX8595XETA+T IC LED DRIVR WHITE BCKLGT 8-TDFN
相关代理商/技术参数
参数描述
MAX7302ATE/GH9 制造商:Maxim Integrated Products 功能描述:LEVEL-TRANSLATING GPIO AND LED DRIVER WITH CLA - Rail/Tube
MAX7302ATE+ 功能描述:外围驱动器与原件 - PCI 9-Port Level-Trans GPIO & LED Driver RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
MAX7302ATE+T 功能描述:外围驱动器与原件 - PCI 9-Port Level-Trans GPIO & LED Driver RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
MAX7302EVKIT+ 制造商:Maxim Integrated Products 功能描述:MAX7302 EVAL KIT - Boxed Product (Development Kits)
MAX7304 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:I2C-Interfaced 16-Port, Level-Translating GPIO and LED Driver with High Level of Integrated