Single-Channel Monochrome On-Screen
Display with Integrated EEPROM
Pin Description
PIN
NAME
FUNCTION
1, 2, 13–16,
27, 28
N.C.
No Connection. Not internally connected.
3
DVDD
Digital Power-Supply Input. Bypass to DGND with a 0.1F capacitor.
4
DGND
Digital Ground
5
CLKIN
Crystal Connection 1. Connect a parallel resonant, fundamental mode crystal between CLKIN and XFB
for use as a crystal oscillator, or drive CLKIN directly with a 27MHz system reference clock.
6
XFB
Crystal Connection 2. Connect a parallel resonant, fundamental mode crystal between CLKIN and XFB
for use as a crystal oscillator, or leave XFB unconnected when driving CLKIN with a 27MHz system
reference clock.
7
CLKOUT
Clock Output. 27MHz logic-level output system clock.
8
CS
Active-Low Chip-Select Input. SDOUT goes high impedance when CS is high.
9
SDIN
Serial Data Input. Data is clocked in at rising edge of SCLK.
10
SCLK
Serial Clock Input. Clocks data into SDIN and out of SDOUT. Duty cycle must be between 40% and 60%.
11
SDOUT
Serial Data Output. Data is clocked out at the falling edge of SCLK. High impedance when CS is high.
12
LOS
Loss-of-Sync Output (Open-Drain). LOS goes high when the VIN sync pulse is lost for 32 consecutive
lines. LOS goes low when 32 consecutive valid sync pulses are received. Connect to a 1k
Ω pullup
resistor to DVDD or another positive supply voltage suitable for the receiving device.
17
VSYNC
Vertical Sync Output (Open-Drain). VSYNC goes low following the video input’s vertical sync interval.
VSYNC is either recovered from VIN or internally generated when in internal sync mode. Connect to a
1k
Ω pullup resistor to DVDD or another positive supply voltage suitable for the receiving device.
18
HSYNC
Horizontal Sync Output (Open-Drain). HSYNC goes low following the video input’s horizontal sync
interval. HSYNC is either recovered from VIN or internally generated when in internal sync mode. Connect
to a 1k
Ω pullup resistor to DVDD or another positive supply voltage suitable for the receiving device.
19
RESET
System Reset Input. The minimum RESET pulse width is 50ms. All SPI registers are reset to their default
values after 100s following the rising edge of RESET. These registers are not accessible for reading or
writing during that time. The display memory is reset to its default value of 00H in all locations after 20s
following the rising edge of RESET.
20
AGND
Analog Ground
21
AVDD
Analog Power-Supply Input. Bypass to AGND with a 0.1F capacitor.
22
VIN
PAL or NTSC CVBS Video Input
23
PGND
Driver Ground. Connect to AGND at a single point.
24
PVDD
Driver Power-Supply Input. Bypass to PGND with a 0.1F capacitor.
25
SAG
Sag Correction Input. Connect to VOUT if not used. See Figure 1b.
26
VOUT
Video Output
—EP
Exposed Pad. Internally connected to AGND. Connect EP to the AGND plane for improved heat
dissipation. Do not use EP as the only ground connection.
MAX7456
Maxim Integrated
9