- 您现在的位置：买卖IC网 > PDF目录16982 > MAXADCLITE# (Maxim Integrated Products)KIT EVALUATION FOR MAX11645 PDF资料下载
参数资料
| 型号： | MAXADCLITE# |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/22页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION FOR MAX11645 |
| 产品培训模块： | Obsolescence Mitigation Program |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 94.4k |
| 数据接口： | USB |
| 输入范围： | ±VREF/2 |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | MAX11645 |
| 已供物品： | 板，软件 |
MAX11644/MAX11645
Low-Power, 1-/2-Channel, I2C, 12-Bit ADCs
in Ultra-Tiny 1.9mm x 2.2mm Package
12
______________________________________________________________________________________
Analog Input Range and Protection
Internal protection diodes clamp the analog input to VDD
and GND. These diodes allow the analog inputs to swing
from (GND - 0.3V) to (VDD + 0.3V) without causing dam-
age to the device. For accurate conversions, the inputs
must not go more than 50mV below GND or above VDD.
Single-Ended/Differential Input
The SGL/DIF of the configuration byte configures the
MAX11644/MAX11645 analog-input circuitry for single-
ended or differential inputs (Table 2). In single-ended
mode (SGL/DIF = 1), the digital conversion results are
the difference between the analog input selected by
CS[0] and GND (Table 3). In differential mode (SGL/
DIF = 0), the digital conversion results are the differ-
ence between the + and the - analog inputs selected
by CS[0] (Table 4).
Unipolar/Bipolar
When operating in differential mode, the BIP/UNI bit of
the set-up byte (Table 1) selects unipolar or bipolar
operation. Unipolar mode sets the differential input
range from 0 to VREF. A negative differential analog
input in unipolar mode causes the digital output code
to be zero. Selecting bipolar mode sets the differential
input range to ±VREF/2. The digital output code is bina-
ry in unipolar mode and two’s complement in bipolar
mode. See the
Transfer Functions section.
In single-ended mode, the MAX11644/MAX11645
always operate in unipolar mode irrespective of
BIP/UNI. The analog inputs are internally referenced to
GND with a full-scale input range from 0 to VREF.
2-Wire Digital Interface
The MAX11644/MAX11645 feature a 2-wire interface
consisting of a serial-data line (SDA) and serial-clock
line (SCL). SDA and SCL facilitate bidirectional commu-
nication between the MAX11644/MAX11645 and the
master at rates up to 1.7MHz. The MAX11644/
MAX11645 are slaves that transfer and receive data.
The master (typically a microcontroller) initiates data
transfer on the bus and generates the SCL signal to
permit that transfer.
SDA and SCL must be pulled high. This is typically done
with pullup resistors (750
Ω or greater) (see the Typical
Operating Circuit). Series resistors (RS) are optional. They
protect the input architecture of the MAX11644/
MAX11645 from high voltage spikes on the bus lines and
minimize crosstalk and undershoot of the bus signals.
Bit Transfer
One data bit is transferred during each SCL clock
cycle. A minimum of 18 clock cycles are required to
transfer the data in or out of the MAX11644/MAX11645.
The data on SDA must remain stable during the high
period of the SCL clock pulse. Changes in SDA while
SCL is stable are considered control signals (see the
START and STOP Conditions section). Both SDA and
SCL remain high when the bus is not busy.
START and STOP Conditions
The master initiates a transmission with a START (S)
condition, a high-to-low transition on SDA while SCL is
high. The master terminates a transmission with a STOP
(P) condition, a low-to-high transition on SDA while SCL
is high (Figure 5). A repeated START (Sr) condition
can be used in place of a STOP condition to leave the
bus active and the interface mode unchanged (see the
HS Mode section).
Acknowledge Bits
Data transfers are acknowledged with an acknowledge
bit (A) or a not-acknowledge bit (A). Both the master
and the MAX11644/MAX11645 (slave) generate
acknowledge bits. To generate an acknowledge, the
receiving device must pull SDA low before the rising
edge of the acknowledge-related clock pulse (ninth
pulse) and keep it low during the high period of the
clock pulse (Figure 6). To generate a not-acknowledge,
the receiver allows SDA to be pulled high before the
rising edge of the acknowledge-related clock pulse
and leaves SDA high during the high period of the
clock pulse. Monitoring the acknowledge bits allows for
detection of unsuccessful data transfers. An unsuc-
cessful data transfer happens if a receiving device is
busy or if a system fault has occurred. In the event of
an unsuccessful data transfer, the bus master should
reattempt communication at a later time.
SCL
SDA
SP
Sr
Figure 5. START and STOP Conditions
SCL
SDA
S
NOT-ACKNOWLEDGE
ACKNOWLEDGE
12
8
9
Figure 6. Acknowledge Bits
相关PDF资料 |
PDF描述 |
|---|---|
| EMM08DTBH | CONN EDGECARD 16POS R/A .156 SLD |
| FPF2110 | IC SWITCH LOAD FULL FUNC SOT23-5 |
| EMM08DTBD | CONN EDGECARD 16POS R/A .156 SLD |
| HBC10DRAN | CONN EDGECARD 20POS R/A .100 SLD |
| EEM25DTAT | CONN EDGECARD 50POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAXADCLITE# | 功能描述:数据转换 IC 开发工具 MAX11645 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAXADCLITE+ | 功能描述:数据转换 IC 开发工具 MAX11645 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX-B550 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:THREE-CD CHANGER MINI-COMPACT SYSTEM CD-R/RW PLAYBACK |
| MAX-B570 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:THREE-CD CHANGER MINI-COMPACT SYSTEM CD-R/RW PLAYBACK |
| MAXC001 | 制造商:Maxim Integrated Products 功能描述: |
发布紧急采购，3分钟左右您将得到回复。