- 您现在的位置：买卖IC网 > PDF目录262867 > MB90523PFV 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120 PDF资料下载
参数资料
| 型号： | MB90523PFV |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120 |
| 封装： | PLASTIC, QFP-120 |
| 文件页数： | 79/106页 |
| 文件大小： | 1541K |
| 代理商： | MB90523PFV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页当前第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
MB90520 Series
74
18. Address Match Detection Function
When the address is equal to a value set in the address detection register, the instruction code loaded into the
CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set
instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program
patching function to be implemented.
Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value
set in the address detection register matches an address and if the interrupt enable bit is set at “1,” the instruction
code loaded into the CPU is replaced forcibly with the INT9 instruction code.
(1) Register Configuration
Program address detection register 0 to 2 (PADR0)
bit 23
bit 22
bit 21
bit 20
bit 19
bit 18
bit 17
bit 16
Initial value
XXXXXXXX B
R/W : Readable and writable
X : Indeterminate
— : Undefined bits (read value undefined)
Address
PADR0 (High order address) : 001FF2H
R/W
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
Initial value
XXXXXXXX B
Address
PADR0 (Middle order address) : 001FF1H
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX B
Address
PADR0 (Low order address) : 001FF0H
R/W
bit 23
bit 22
bit 21
bit 20
bit 19
bit 18
bit 17
bit 16
Initial value
XXXXXXXX B
Address
PADR1 (High order address) : 001FF5H
R/W
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
Initial value
XXXXXXXX B
Address
PADR1 (Middle order address) : 001FF4H
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX B
Address
PADR1 (Low order address) : 001FF3H
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
00000000 B
Address
00009EH
R/W
Program address detection register 3 to 5 (PADR1)
Program address detection control status register (PACSR)
Reserved
AD1E Reserved AD0E Reserved
Reserved Reserved Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| MK1443-03S | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO16 |
| MB90641APFV | 16-BIT, MROM, 17 MHz, MICROCONTROLLER, PQFP100 |
| M38504M6-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO42 |
| MK3732-05STR | 108 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| M30621MCA-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB90540 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90540G | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90543G | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90543GPF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90543GPFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
发布紧急采购，3分钟左右您将得到回复。