- 您现在的位置：买卖IC网 > PDF目录1947 > MB91F267NAPMC-GSE1 (Fujitsu Semiconductor America Inc)IC MCU FLASH 128KB FLASH 64LQFP PDF资料下载
参数资料
| 型号： | MB91F267NAPMC-GSE1 |
| 厂商： | Fujitsu Semiconductor America Inc |
| 文件页数： | 6/53页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 128KB FLASH 64LQFP |
| 标准包装： | 1 |
| 系列： | FR MB91265A |
| 核心处理器： | FR60Lite RISC |
| 芯体尺寸： | 32-位 |
| 速度： | 33MHz |
| 连通性： | CAN，UART/USART |
| 外围设备： | DMA，WDT |
| 输入/输出数： | 49 |
| 程序存储器容量： | 128KB（128K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 4K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 数据转换器： | A/D 11x8/10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 64-LQFP |
| 包装： | 托盘 |
| 配用： | 865-1102-ND - BOARD EVAL RS232 100QFP |
| 其它名称： | 865-1091 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
17
8183F–AVR–06/12
ATtiny24A/44A/84A
5.3.1
EEPROM Read/Write Access
The EEPROM Access Registers are accessible in the I/O space.
The write access times for the EEPROM are given in Table 5-1 on page 22. A self-timing func-
tion, however, lets the user software detect when the next byte can be written. If the user code
contains instructions that write the EEPROM, some precautions must be taken. In heavily fil-
tered power supplies, V
CC is likely to rise or fall slowly on Power-up/down. This causes the
device for some period of time to run at a voltage lower than specified as minimum for the clock
frequency used. See “Preventing EEPROM Corruption” on page 19 for details on how to avoid
problems in these situations.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
details on this.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
5.3.2
Atomic Byte Programming
Using Atomic Byte Programming is the simplest mode. When writing a byte to the EEPROM, the
user must write the address into register EEAR and data into register EEDR. If the EEPMn bits
are zero, writing EEPE (within four cycles after EEMPE is written) will trigger the erase/write
operation. Both the erase and write cycle are done in one operation and the total programming
time is given in Table 5-1 on page 22. The EEPE bit remains set until the erase and write opera-
tions are completed. While the device is busy with programming, it is not possible to do any
other EEPROM operations.
5.3.3
Split Byte Programming
It is possible to split the erase and write cycle in two different operations. This may be useful if
the system requires short access time for some limited period of time (typically if the power sup-
ply voltage falls). In order to take advantage of this method, it is required that the locations to be
written have been erased before the write operation. But since the erase and write operations
are split, it is possible to do the erase operations when the system allows doing time-critical
operations (typically after Power-up).
5.3.4
Erase
To erase a byte, the address must be written to EEAR. If the EEPMn bits are 0b01, writing the
EEPE (within four cycles after EEMPE is written) will trigger the erase operation only (program-
ming time is given in Table 5-1 on page 22). The EEPE bit remains set until the erase operation
completes. While the device is busy programming, it is not possible to do any other EEPROM
operations.
5.3.5
Write
To write a location, the user must write the address into EEAR and the data into EEDR. If the
EEPMn bits are 0b10, writing the EEPE (within four cycles after EEMPE is written) will trigger
the write operation only (programming time is given in Table 5-1 on page 22). The EEPE bit
remains set until the write operation completes. If the location to be written has not been erased
before write, the data that is stored must be considered as lost. While the device is busy with
programming, it is not possible to do any other EEPROM operations.
相关PDF资料 |
PDF描述 |
|---|---|
| MB91F478PMC1-GE1 | IC MCU 384KB FLASH 144LFQFP |
| MB91F662PMC-GE1 | IC MCU 512KB FLASH FR80 120-LQFP |
| MB95F108AJWPMC-GE1 | IC MCU 60K FLASH 64-LQFP |
| MB95F118JWPMC-GE1 | IC MCU 60K FLASH 2KB RAM 52LQFP |
| MB95F128DPMC-GE1 | IC MCU FLASH 60K ROM 100LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB91F267NPMC-G | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller |
| MB91F267NPMC-GE1 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller |
| MB91F267NPMC-GS | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller |
| MB91F267NPMC-GSE1 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller |
| MB91F267NPMCR-GE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT FR 128K FLASH 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP, Controller Family/Series:FR60, Core Size:32b 制造商:FUJITSU 功能描述:IC, 32BIT MCU, FR60, 33MHZ, LQFP-64, Controller Family/Series:FR60, Core Size:32bit, No. of I/O's:48, Supply Voltage Min:4V, Supply Voltage Max:5.5V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:128KB, MSL:- , RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。