参数资料
| 型号： | MC100EP131FAR2 |
| 厂商： | ON Semiconductor |
| 文件页数： | 1/11页 |
| 文件大小： | 0K |
| 描述： | IC FLIP-FLOP ECL QUAD 5V 32LQFP |
| 标准包装： | 1 |
| 系列： | 100EP |
| 功能： | 设置（预设）和复位 |
| 类型： | D 型总线 |
| 输出类型： | 差分 |
| 元件数： | 4 |
| 每个元件的位元数： | 1 |
| 频率 - 时钟： | 3GHz |
| 延迟时间 - 传输： | 460ps |
| 触发器类型： | 正边沿 |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 包装： | 剪切带 (CT) |
| 其它名称： | MC100EP131FAROSCT |
Semiconductor Components Industries, LLC, 2006
November, 2006 Rev. 10
1
Publication Order Number:
MC10EP131/D
MC10EP131, MC100EP131
3.3V / 5VECL Quad D
FlipFlop with Set, Reset,
and Differential Clock
Description
The MC10/100EP131 is a Quad Masterslaved D flipflop with
common set and separate resets. The device is an expansion of the
E131 with differential common clock and individual clock enables.
With AC performance faster than the E131 device, the EP131 is ideal
for applications requiring the fastest AC performance available.
Each flipflop may be clocked separately by holding Common
Clock (CC) LOW and CC HIGH, then using the differential Clock
Enable inputs for clocking (C03, C03).
Common clocking is achieved by holding the differential inputs
C03 LOW and C03 HIGH while using the differential Common
Clock (CC) to clock all four flipflops. When left floating open, any
differential input will disable operation due to input pulldown resistors
forcing an output default state.
Individual asynchronous resets (R03) and an asynchronous set
(SET) are provided.
Data enters the master when both CC and C03 are LOW, and
transfers to the slave when either CC or C03 (or both) go HIGH.
The 100 Series contains temperature compensation.
Features
460 ps Typical Propagation Delay
Maximum Frequency > 3 GHz Typical
Differential Individual and Common Clocks
Individual Asynchronous Resets
Asynchronous Set
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 3.0 V to 5.5 V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at VEE
PbFree Packages are Available
LQFP32
FA SUFFIX
CASE 873A
MARKING
DIAGRAM*
*For additional marking information, refer to
Application Note AND8002/D.
http://onsemi.com
MCxxx
EP131
AWLYYWWG
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
ORDERING INFORMATION
32
1
MCxxx
EP131
AWLYYWWG
G
1
QFN32
MN SUFFIX
CASE 488AM
xxx
= 10 or 100
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W = Work Week
G or G = PbFree Package
(Note: Microdot may be in either location)
相关PDF资料 |
PDF描述 |
|---|---|
| MC100EP451FAR2 | IC REGISTER DIFF 6BIT ECL 32LQFP |
| MS27497E16A6SLC | CONN HSG RCPT 6POS WALL MT SCKT |
| MS27497E24B61SDLC | CONN HSG RCPT 61POS WALL MT SCKT |
| MS27497E24B61SBLC | CONN HSG RCPT 61POS WALL MT SCKT |
| MC100EP35DTR2 | IC FLIP-FLOP JK ECL HS LV 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP131FAR2G | 功能描述:触发器 3.3V/5V ECL Quad D-Type RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP131MNG | 功能描述:触发器 BBG ECL 4BIT RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP131MNR4G | 功能描述:触发器 BBG ECL 4BIT RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP139 | 制造商:ON Semiconductor 功能描述: |
| MC100EP139DT | 功能描述:时钟发生器及支持产品 3.3V/5V ECL Clock RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。