参数资料
| 型号： | MC100EP196FAR2 |
| 厂商： | ON Semiconductor |
| 文件页数： | 6/18页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-LQFP |
| 标准包装： | 1 |
| 系列： | 100EP |
| 标片/步级数： | 1024 |
| 功能： | 可编程 |
| 延迟到第一抽头： | 2.36ns |
| 接头增量： | 10ps |
| 可用的总延迟： | 2.36ns ~ 12.258ns |
| 独立延迟数： | 1 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-LQFP（7x7） |
| 包装： | 剪切带 (CT) |
| 其它名称： | MC100EP196FAROSCT |
MC100EP196
http://onsemi.com
14
An expansion of the latch section of the block diagram is
pictured in Figure 7. Use of this diagram will simplify the
explanation of how the SETMIN and SETMAX circuitry
works in cascade. When D10 of chip #1 in Figure 5 is LOW,
this device’s cascade output will also be LOW while the
CASCADE output will be HIGH. In this condition, the
SETMIN pin of chip #2 will be asserted HIGH and thus all
of the latches of chip #2 will be reset and the device will be
set at its minimum delay.
Chip #1, on the other hand, will have both SETMIN and
SETMAX deasserted so that its delay will be controlled
entirely by the address bus A0A9. If the delay needed is
greater than can be achieved with 1023 gate delays
(1111111111 on the A0A9 address bus), D10 will be
asserted to signal the need to cascade the delay to the next
EP196 device. When D10 is asserted, the SETMIN pin of
chip #2 will be deasserted and the SETMAX pin asserted,
resulting in the device delay to be the maximum delay.
Table 12 shows the delay time of two EP196 chips in
cascade.
To expand this cascading scheme to more devices, one
simply needs to connect the D10 pin from the next chip to
the address bus and CASCADE outputs to the next chip in
the same manner as pictured in Figure 6. The only addition
to the logic is the increase of one line to the address bus for
cascade control of the second programmable delay chip.
Furthermore, to fully utilize EP196, the FTUNE pin can
be used for additional delay and for finer resolution than
10 ps. As shown in Figure 5, an analog voltage input from
DAC can adjust the FTUNE pin with an extra 60 ps of delay
for each chip.
SET
MIN
SET
MAX
TO SELECT MULTIPLEXERS
BIT 0
D0 Q0
LEN
Set Reset
Figure 7. Expansion of the Latch Section of the EP196 Block Diagram
BIT 1
D1 Q1
LEN
Set Reset
BIT 2
D2 Q2
LEN
Set Reset
BIT 3
D3 Q3
LEN
Set Reset
BIT 4
D4 Q4
LEN
Set Reset
BIT 5
D5 Q5
LEN
Set Reset
BIT 6
D6 Q6
LEN
Set Reset
BIT 7
D7 Q7
LEN
Set Reset
BIT 8
D8 Q8
LEN
Set Reset
BIT 9
D9 Q9
LEN
Set Reset
相关PDF资料 |
PDF描述 |
|---|---|
| MC10E195FNR2 | IC DELAY LINE 128TAP 28-PLCC |
| MC10E196FNR2 | IC DELAY LINE 128TAP 28-PLCC |
| MC10EP195FAR2 | IC DELAY LINE 1024TAP 32-LQFP |
| MC10H640FNR2 | IC CLOCK DRIVER ECL-TTL 28-PLCC |
| MC10H642FNR2G | IC CLOCK DRIVER ECL-TTL 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP196FAR2G | 功能描述:延迟线/计时元素 3.3V/5V ECL Programmable Delay RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP210S | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V1:5 Dual Differential LVDS Compatible Clock Driver |
| MC100EP210S_06 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5V 1:5 Dual Differential LVDS Compatible Clock Driver |
| MC100EP210SFA | 功能描述:时钟缓冲器 2.5V 1:5 Dual Diff RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| MC100EP210SFAG | 功能描述:时钟缓冲器 2.5V 1:5 Dual Diff LVDS Clock Driver RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。