- 您现在的位置：买卖IC网 > PDF目录376152 > MC3510 (Electronic Theatre Controls, Inc.) ECONOLINE: RSZ/P - 1kVDC PDF资料下载
参数资料
| 型号： | MC3510 |
| 厂商： | Electronic Theatre Controls, Inc. |
| 元件分类： | 8位微控制器 |
| 英文描述： | ECONOLINE: RSZ/P - 1kVDC |
| 中文描述： | ECONOLINE：RSZ / P - 1kVDC 2kVDC隔离UL94V - 0封装材料所需的散热片，无外置。组件所需的环形磁ContinuousShort电路保护（/ P的后缀） |
| 文件页数： | 33/75页 |
| 文件大小： | 1023K |
| 代理商： | MC3510 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
MC3510 Technical Specifications
33
DSPWA
The CP write control is contained on schematic DSPWA. The CP interface uses page addressing to
save I/O pins. F0, F1 and F2 make up the page register. In addition there are the 2 address bits,
LA0 and LA1. A write to address 0 selects the page register with DSI[2:0] going to the page register
and selecting the page for the successive transfers. A read from address 0 reads the status register on
all pages. Pages 4 and 6 are the only ones implemented in this device. L1 latches the r/w level. The
write decoding generates DSIW which enables writes to the DFME8 registers reg1 and reg2 shown
on the HOST INTERFACE schematic. DSIW also clears the CP interrupt and restores HRDY.
DSWST writes to the host status register also shown on the HOST INTERFACE schematic.
DSWDREG implements writing to the data registers shown on IOPIL16 5 and DATREG. Finally
the logic at the bottom of the page generates CPCYC, a 1-clock interval after the CP cycle is over
that implements the actual writes to the registers. The use of the data bus latches and the post bus
cycle transfers keeps as much of the logic synchronous as possible given two asynchronous devices,
without requiring clocking at several times the bus speed.
DSPRA
The CP read control is contained on schematic DSPRA. The 2 by 16 bit mux selects CP status if the
CP latched address is 0 and IQ[15:0] if the address is not 0. The only significant status bits are bits 15
(indicating the CP is interrupting the host), bits 13 and 14 (both 0 indicating a 16 bit host interface)
and bit 0 (set to 1 during a host command transfer and 0 during data transfer).
HOST INTERFACE
Both the CP and the host use a special mode to transfer data to avoid unnecessary CP interrupts.
This special mode is under the control of the CP and is transparent to the host. When the CP
receives a command from the host it initializes the transfer by setting the number of transfers
expected (0,1,2 or 3) in the 2 LSB's of the host status register, REG3 and REG4 on HOST
INTERFACE. This write (DSWST) also loads these bits into the 2 bit down counter DCNT2 on
IOPIL16 5. Note that a Q8 low, which indicates a host command, asynchronously clears this
register enabling interrupts on schematic HICTLA. If DPNT[1:0] is not 0 and Q8 is high, indicating
a host data transfer, and SINT goes high indicating the end of a host cycle the counter is
decremented. MXAD2 selects address RA from the CP latched address bits if the page register
contains 6, or the counter contents DPNT[1:0] if not. This allows the CP to have direct access to
registers 1, 2, and 3, using addresses 1,2,and 3 on page 6. The host on the other hand can only read
or write to the data register, HA0 low and the counter will auto decrement from 3 down to 0
allowing the host to access the registers on DATREG where REG1=R1 and R2, REG2=R3 and R4,
and REG3=R5 and R6. The writes are enabled by the two decoders DECE2X4, while the reads are
selected by the two 4x8 muxes, MUX1 and MUX2 controlled by the two 2x1 muxes MDS1 and
MDS0. The output data IQ[15:0] goes to HOST INTERFACE schematic below IOPIL16 1 and to
DSPRA below IOPIL16 2. The write data is HI[15:8], HI[7:0] from the host and DSI[15:8] and
DSI[7:0] from the CP.
相关PDF资料 |
PDF描述 |
|---|---|
| MC3750 | MC3750 |
| MC380A2 | MC380A2 |
| MC382A2 | MC380A2 |
| MC401 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
| MC409 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC35100V10000A99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1000UA99 | 制造商:SUNON 功能描述:5 VDC, 2 FIOS, 35X35X10MM, 150MA, 0.8W, 9500 RPM, 6.5-7.0 CF - Bulk |
| MC35100V1-000U-A99 | 功能描述:FAN 35X10MM 5VDC 0.75W 7CFM RoHS:是 类别:风扇，热管理 >> 风扇 - DC 系列:M 其它有关文件:Part Number Break-Down and Other Notes 产品培训模块:Fan Options 产品目录绘图:Square Flange 标准包装:54 系列:AFB 风扇类型:管轴式 尺寸/尺寸:方形 - 120mm L x 120mm H x 25.4mm W 电压 - 额定:12VDC 功率（瓦特）:2.76W 特点:- RPM:2500 RPM 杂讯:38.5 dB（A） 静态压力:0.246 英寸水柱（61.3 Pa） 气流:82.7 CFM（2.34m³/min） 端子:2 引线 轴承类型:滚珠 工作温度:- 重量:0.436 磅（197.77g） 额定电流:0.230A 电压范围:7 ~ 13.8VDC 预期寿命:- 产品目录页面:2694 (CN2011-ZH PDF) 相关产品:1053-1407-ND - FAN GUARD 120MM WIRE MESH BLACK1053-1406-ND - FAN GUARD 120MM WIRE MESH NATURL1053-1397-ND - FAN GUARD LOUVERED 120MM BLACK1053-1387-ND - FAN FILTER 120MM 45PPI1053-1386-ND - FAN FILTER 120MM 30PPI1053-1362-ND - FAN GUARD PLASTIC 120MM PUSH ON1053-1361-ND - FAN GUARD PLASTIC 120MM1053-1359-ND - FAN GUARD METAL 120MM1053-1358-ND - FAN GUARD METAL 120MM BLACK1053-1357-ND - FAN GUARD METAL 120MM更多... 其它名称:603-1075 |
| MC35100V1000UF99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1-000U-F99 | 功能描述:FAN DC 35X10 5V .15A 9500RPM RoHS:是 类别:风扇，热管理 >> 风扇 - DC 系列:M 其它有关文件:2406KL UL Report 产品培训模块:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:2406KL-05W-B39-L50 Material 标准包装:150 系列:2406KL 风扇类型:管轴式 尺寸/尺寸:方形 - 60mm L x 60mm H x 15mm W 电压 - 额定:24VDC 功率（瓦特）:1.44W 特点:速度传感器（转速计） RPM:3600 RPM 杂讯:28 dB 静态压力:0.125 英寸水柱（31.1 Pa） 气流:14.1 CFM（0.399m³/min） 端子:3 引线 轴承类型:滚珠 工作温度:14 ~ 140°F（-10 ~ 60°C） 重量:0.099 磅（44.91g） 额定电流:0.060A 电压范围:12 ~ 27.6VDC 预期寿命:25°C 时为 70000 小时 相关产品:8467K-ND - GUARD FAN FOR 2 1/2" FAN PLASTIC8465K-ND - GUARD ASSY 2.36"SQ FOR 2 1/2"FAN 其它名称:2406KL05WB39L502406KL05WB39L50-ND |
发布紧急采购，3分钟左右您将得到回复。